

**FAIRCHILD**

A Schlumberger Company

# Memory Data Book

1986

**Hamilton**  **Aynet**  
ELECTRONICS  AN AYNET COMPANY

14212 N.E. 21st St., Bellevue, Wash. 98007


Admin. (206) 643-3950

IDAHO

E. WASH.

(800) 426-7991

(800) 562-7834



## **Handling Precautions for Semiconductor Components**

The following handling precautions should be observed for oxide isolation, shallow junction processed parts, such as F100K ECL.

1. All Fairchild devices are shipped in conducting foam or antistatic tubes. When they are removed for inspection or assembly, proper precautions should be used.
2. Fairchild devices, after removal from their shipping material, should be placed leads down on a grounded surface. Under no circumstances should they be placed in polystyrene foam or non-conducting plastic trays used for shipment and handling of conventional ICs.
3. Individuals and tools should be grounded before coming in contact with these devices.
4. Do not insert or remove devices in sockets with power applied. Ensure that power supply transients, such as occur during power turn-on or off, do not exceed maximum ratings.
5. In the system, all unused inputs must be connected to either a logic HIGH or logic LOW level such as  $V_{EE}$  or the output of a logic element.
6. After assembly on PC boards, ensure that static discharge cannot occur during handling, storage or maintenance. Boards may be stored with their connectors surrounded with conductive foam.

---

**FAIRCHILD**

A Schlumberger Company

# Memory Data Book

**\$4.95**

---

Memory and High Speed Logic

---

©1986 Fairchild Semiconductor Corporation  
Memory and High Speed Logic  
P.O. Box 5000 M/S 2C17  
Puyallup, WA 98373-0900  
206/841-6000 TWX 510 101 0846

---





---

# Table of Contents

---

## **Chapter 1 Product Index, Selection Guide, and Cross Reference**

Numerical Index	1-2
Selection Guide	1-4
Cross Reference	1-6

## **Chapter 2 Quality Assurance and Reliability**

Introduction	2-5
Incoming Quality Inspection	2-5
Process Quality Control	2-5
Quality Assurance	2-8
Reliability	2-9

## **Chapter 3 ECL RAMs** 3-3

## **Chapter 4 TTL RAMs** 4-3

## **Chapter 5 MOS STATIC RAMs** 5-3

## **Chapter 6 ECL PROMs** 6-3

## **Chapter 7 TTL PROMs**

Data Sheets	7-4
Isoplanar-Z	7-18
Isoplanar-Z Programming	7-20

## **Chapter 8 TTL Programmable Logic** 8-3

## **Chapter 9 Package Outlines** 9-3

## **Chapter 10 Field Sales Offices and Distributor Locations** 10-3



# Numerical Index of Devices



Product Index and Selection Guide	1
Quality Assurance and Reliability	2
ECL RAMs	3
TTL RAMs	4
MOS Static RAMs	5
ECL PROMs	6
TTL PROMs	7
TTL Programmable Logic	8
Ordering Information and Package Outlines	9
Field Sales Offices	10

# Numerical Index of Devices

## F100K Series ECL

DC Family Electrical Specifications .....	3-3, 6-3
F100145 16 × 4-Bit Register File (RAM) .....	3-6
F100402 16 × 4-Bit Register File (RAM) .....	3-12
F100415 1024 × 1-Bit Static RAM .....	3-16
F100Z416 256 × 4-Bit PROM — Isoplanar-Z Fuse .....	6-6
F100422 256 × 4-Bit Static RAM .....	3-22
F100474 1024 × 4-Bit Static RAM .....	3-28

## F10K Series ECL

DC Family Electrical Specifications .....	3-5, 6-5
F10145A 16 × 4-Bit Register File (RAM) .....	3-30
F10402 16 × 4-Bit Register File (RAM) .....	3-34
F10415 1024 × 1-Bit Static RAM .....	3-38
F10Z416 256 × 4-Bit PROM — Isoplanar-Z Fuse .....	6-8
F10422 256 × 4-Bit Static RAM .....	3-44
F10474 1024 × 4-Bit Static RAM .....	3-50

## 93xxx Series TTL

TTL Family Electrical Specifications .....	4-3, 7-3
93415 1024 × 1-Bit Static RAM — Open Collector .....	4-5
93L415 1024 × 1-Bit Static RAM — Low Power, Open Collector .....	4-5
93422 256 × 4-Bit Static RAM — Three State .....	4-13
93L422 256 × 4-Bit Static RAM — Low Power, Three State .....	4-19
93425 1024 × 1-Bit Static RAM — Three State .....	4-25
93L425 1024 × 1-Bit Static RAM — Low Power, Three State .....	4-25
93Z450 1024 × 8-Bit PROM — Isoplanar-Z Fuse, Open Collector .....	7-4
93Z451 1024 × 8-Bit PROM — Isoplanar-Z Fuse, Three State .....	7-4
93479 256 × 9-Bit Static RAM — Three State .....	4-33
93Z510 2048 × 8-Bit PROM — Isoplanar-Z Fuse, Open Collector .....	7-8
93Z511 2048 × 8-Bit PROM — Isoplanar-Z Fuse, Three State .....	7-8
93Z564 8192 × 8-Bit PROM — Isoplanar-Z Fuse, Open Collector .....	7-12
93Z565 8192 × 8-Bit PROM — Isoplanar-Z Fuse, Three State .....	7-12
93Z611 2048 × 8-Bit PROM — Fast-Z Fuse, Three State .....	7-16
93Z667 8192 × 8-Bit PROM — Fast-Z Fuse, Three State .....	7-17



# Numerical Index of Devices (Cont'd)

## MOS Static RAM

F1600	65,536 × 1-Bit Static RAM .....	5-3
F1600	65,536 × 1-Bit Static RAM, Military Temperature Range .....	5-10
F1601	65,536 × 1-Bit Static RAM, Data Retention Version .....	5-17
F1601	65,536 × 1-Bit Static RAM, Data Retention Version, Military Temperature Range .....	5-25
F1620	16,384 × 4-Bit Static RAM .....	5-33
F1621	16,384 × 4-Bit Static RAM, Data Retention Version .....	5-34
F1622	16,384 × 4-Bit Static RAM .....	5-35
F1623	16,384 × 4-Bit Static RAM, Data Retention Version .....	5-36

## TTL Programmable Logic

93Z458	16 × 48 × 8 FPLA — Isoplanar-Z Fuse, Open Collector .....	8-3
93Z459	16 × 48 × 8 FPLA — Isoplanar-Z Fuse, Three State .....	8-3
16P8B	Programmable Logic Array .....	8-16
16RP8B	Programmable Logic Array .....	8-16
16RP6B	Programmable Logic Array .....	8-16
16RP4B	Programmable Logic Array .....	8-16

# Selection Guide

	Device	Page
<b>F100K RAMs</b>		
16 × 4-Bit Register File (RAM) .....	F100145	3-6
16 × 4-Bit Register File (RAM) .....	F100402	3-12
1024 × 1-Bit RAM .....	F100415	3-16
256 × 4-Bit RAM .....	F100422	3-22
1024 × 4-Bit RAM .....	F100474	3-28
<b>F10K RAMs</b>		
16 × 4-Bit Register File (RAM) .....	F10145A	3-30
16 × 4-Bit Register File (RAM) .....	F10402	3-35
1024 × 1-Bit RAM .....	F10415	3-38
256 × 4-Bit RAM .....	F10422	3-44
1024 × 4-Bit RAM .....	F10474	3-50
<b>TTL RAMs</b>		
1024 × 1-Bit RAM — Open Collector .....	93415	4-5
1024 × 1-Bit RAM — Low Power, Open Collector .....	93L415	4-5
256 × 4-Bit RAM — Three State .....	93422	4-13
256 × 4-Bit RAM — Low Power, Three State .....	43L422	4-19
1024 × 1-Bit RAM — Three State .....	93425	4-25
2014 × 1-Bit RAM — Low Power, Three State .....	93L425	4-25
256 × 9-Bit RAM — Three State .....	93479	4-33
<b>MOS Static RAM</b>		
65,536 × 1-Bit Static RAM .....	F1600	5-3
63,536 × 1-Bit Static RAM, Military Temperature Range .....	F1600	5-10
65,536 × 1-Bit Static RAM, Data Retention Version .....	F1601	5-17
65,536 × 1-Bit Static RAM, Data Retention Version, Military Temperature Range .....	F1601	5-25
16,384 × 4-Bit Static RAM .....	F1620	5-33
16,384 × 4-Bit Static RAM, Data Retention Version .....	F1621	5-34
16,384 × 4-Bit Static RAM .....	F1622	5-35
16,384 × 4-Bit Static RAM, Data Retention Version .....	F1623	5-36
<b>F100K PROM</b>		
256 × 4-Bit PROM — Isoplanar-Z Fuse .....	F100Z416	6-6
<b>F10K PROM</b>		
256 × 4-Bit PROM — Isoplanar-Z Fuse .....	F10Z416	6-8

# Selection Guide (Cont'd)

## TTL PROMs

1024 × 8-Bit PROM — Open Collector .....	93Z450	7-4
1024 × 8-Bit PROM — Three State .....	93Z451	7-4
2048 × 8-Bit PROM — Open Collector .....	93Z510	7-8
2048 × 8-Bit PROM — Three State .....	93Z511	7-8
8192 × 8-Bit PROM — Open Collector .....	93Z564	7-12
8192 × 8-Bit PROM — Three State .....	93Z565	7-12
2048 × 8-Bit PROM — Three State .....	93Z611	7-16
8192 × 8-Bit PROM — Three State .....	93Z667	7-17
Isoplanar-Z Junction Fuse Principles and Programming .....		7-18
Isoplanar-Z TTL PROM Current-Ramp Programming Specifications .....		7-20
Isoplanar-Z TTL PROM Current-Pulse Programming Specifications .....		7-22

## TTL Programmable Logic

16 × 48 × 8 FPLA — Open Collector .....	93Z458	8-3
16 × 48 × 8 FPLA — Three State .....	93Z459	8-3
Programmable Logic Array .....	16P8B	8-16
Programmable Logic Array .....	16RP8B	8-16
Programmable Logic Array .....	16RP6B	8-16
Programmable Logic Array .....	16RP4B	8-16

# ECL/TTL/CMOS RAMs and PROMs Cross Reference Guide

FSC P/N	Org	Output	T <sub>AA</sub>	Pkg Pins	Other Features	AMD	Harris	Hitachi	INMOS
10145A	16x4	ECL	9	24	REG FILE			HD10145	
100145	16x4	ECL	9	24	REG FILE			HD100145	
10402	16x4	ECL	6	16	REG FILE				
100402	16x4	ECL	6	16	REG FILE				
10415	1Kx1	ECL	10	16		AM10415		HM2110/12	
100415	1Kx1	ECL	10	16		AM100415		HD100415	
10422	256x4	ECL	10	24		AM10422		HD10422	
100422	256x4	ECL	10	24		AM100422		HD100422	
93415	1Kx1	OC	30/25	16		AM93415			
93L415	1Kx1	OC	45/35	16					
93425	1Kx1	TS	30/25	16		AM93425			
93L425	1Kx1	TS	45/35	16					
93419	64x9	OC	45/35	28					
93422	256x4	TS	45/35	22		AM93422			
93L422	256x4	TS	60/45	22		AM93L422			
93479	256x9	TS	45/35	22					
10Z416	256x4	ECL	20	16					
100Z416	256x4	ECL	20	16					
93Z450	1Kx8	OC	40/35	24		AM27S180	HM7680	HN25088	
93Z450	1Kx8	OC	40/35	24	SLIMLINE	AM27S280			
93Z451	1Kx8	TS	40/35	24		AM27S181	HM7681	HN25089	
93Z451	1Kx8	TS	40/35	24	SLIMLINE	AM27S281			
93Z510	2Kx8	OC	45	24		AM27S190		HN25168	
93Z510	2Kx8	OC	45	24	SLIMLINE	AM27S290			
93Z511	2Kx8	TS	45	24		AM27S191	HM76161	HN25169	
93Z511	2Kx8	TS	45	24	SLIMLINE	AM27S291			
93Z564	8Kx8	OC	55/45	24					
93Z565	8Kx8	TS	55/45	24		AM27S49	HM76641		
F1600	64Kx1	SMOS	70/55/45	22				HN6287	IMS1600



Fujitsu	MMI	Motorola	Nat'l	NEC	Raytheon	Signetics	TI
		MCM10145				10145	
		MCM10H145					
MBM10415			DM10415			10415	
MBM100415						100415	
MBM10422			DM10422			10422	
MBM100422						100422	
		MCM93415					
		MCM93425					
		MCM93422					
		MCM93L422					
						S82S212	
		MCM10149				10149	
						100149	
MB7131	53/6380	MCM7680	DM87S180	uBP409	29630	N82S180	TBP28SA86
MB7131SK			DM87S280				TBP28S86
MB7132	53/6381	MCM7681	DM87S181	uBP417	29631	N82S181	TBP28S86
MB7132SK			DM87S281				TBP28S86
MB7137		MCM76160	DM87S190	uBP409	29680	N82S190	TBP28SA166
MB7137SK			DM87S290			N82S190	TBP28S166
MB7138	63S1681	MCM76161	DM87S191	uBP429	29681	N82S191	
MB7138SK			DM87S291			N82S191	
MB7143							
MB7144							
				uBP4361			

**Fairchild Memory Products Listed on  
Military Jan Qualified Products List (QPL) — 38510<sup>3</sup>**

**Jan Part Numbering System**

<b>J</b>	<b>M38510/</b>	<b>231</b>	<b>02</b>	<b>B</b>	<b>E</b>	<b>B</b>
Jan Designator Cannot be Marked "J" Unless Qualified by DESC-EQM	General Procurement Spec	Refers to Slash Sheet	Defines Device Type	Processing Level S B	Defines Package Type Per Slash Sheet	Lead Finish A Hot Solder Dip B Tin Plate C Gold Plate X Lead Finish A,B, or C

**TTL RAMs**

<b>Fairchild Generic P/N<sup>1</sup></b>	<b>Jan Slash No.<sup>2</sup></b>	<b>Jan QPL Part</b>	<b>Organization</b>	<b>Access Time (T<sub>AA</sub>)</b>
93422DMQB	23110BWA	II	256X4, TS	60 ns
FMQB	23110BXA	II	256X4, TS	60 ns
LMQB	23110BYC	II	256X4, TS	60 ns
93422ADMQB	23114BWA	II	256X4, TS	45 ns
AFMQB	23114BXA	II	256X4, TS	45 ns
ALMQB	23114BYC	II	256X4, TS	45 ns
93L422DMQB	23112BWA	I	256X4, TS, LP	75 ns
FMQB	23112BXA	I	256X4, TS, LP	75 ns
LMQB	23112BYC	I	256X4, TS, LP	75 ns
93L422ADMQB	23115BWA	I	256X4, TS, LP	55 ns
AFMQB	23115BXA	I	256X4, TS, LP	55 ns
ALMQB	23115BYC	I	256X4, TS, LP	55 ns
93L415DMQB	23103BEA	I	1KX1, OC	70 ns
FMQB	23103BFA	I	1KX1, OC	70 ns
93425DMQB	23102BEA	I	1KX1, TS	60 ns
	23106BEA	I	1KX1, TS	60 ns (TWSA=15, TWHD=5)
				(TWSA=10, TWHD=10)
FMQB	23102BFA	I	1KX1, TS	60 ns (TWSA=15, TWHD=5)
	23106BFA	I	1KX1, TS	60 ns (TWSA=10, TWHD=10)
93425ADMQB	23108BEA	I	1KX1, TS	45 ns
FMQB	23108BFA	I	1KX1, TS	45 ns
93L425DMQB	23104BEA	I	1KX1, TS, LP	70 ns
FMQB	23104BFA	I	1KX1, TS, LP	70 ns
93L425ADMQB	23113BEA	I	1KX1, TS, LP	50 ns
FMQB	23113BFA	I	1KX1, TS, LP	50 ns

---

## TTL PROMs

---

Fairchild Generic P/N <sup>1</sup>	Jan Slash No. <sup>2</sup>	Jan QPL Part	Organization	Access Time (T <sub>AA</sub> )
93Z511DMQB	21002BJA	I	2KX8, TS	100 ns
	21004BJA	I	2KX8, TS	55 ns

---

### Notes

<sup>1</sup>Fairchild HI-REL generic QB product is processed to Hi-Rel level QB flow (in full compliance with MIL-STD-883) of Figure 2-2 and tested to the limits specified in individual data sheets under DC, AC, and functional (FN) performance characteristics.

<sup>2</sup>Fairchild JAN product is processed to HI-REL JAN flow per MIL-M38510 and MIL-STD-883 and tested per the DC, AC, and FN performance characteristics of the respective military slash sheet.

<sup>3</sup>Check Qualified Product List (QPL) — 38510 for current JAN listings.

### Legend

TS = Three-State

A = Highspeed Version

OC = Open Collector

LP = Low Power Version

---

## Notes

---





Product Index and Selection Guide	1
Quality Assurance and Reliability	2
ECL RAMs	3
TTL RAMs	4
MOS Static RAMs	5
ECL PROMs	6
TTL PROMs	7
TTL Programmable Logic	8
Ordering Information and Package Outlines	9
Field Sales Offices	10



# Quality Assurance and Reliability

## Introduction

All Fairchild Memory and High Speed Logic Products are manufactured to strict quality and reliability standards. Product conformance to these standards is insured by careful monitoring of the following functions: (1) incoming quality inspection, (2) process quality control, (3) quality assurance, and (4) reliability.

## Incoming Quality Inspection

Purchased piece parts and raw materials must conform to purchase specifications. Major monitoring programs are the inspection of package piece parts, inspection of raw silicon wafers, and inspection of bulk chemicals and materials. Two other important functions of incoming quality inspection are to provide real-time feedback to vendors and in-house engineering, and to define and initiate quality improvement programs.

### *Package Piece Parts Inspection*

Each shipment of package piece parts is inspected and accepted or rejected based on AQL sampling plans. Inspection tests include both inherent characteristics and functional use tests. Inherent characteristics include physical dimensions, color, plating quality, material purity, and material density. Functional use tests for various package piece parts include die attach, bond pull, seal, lid torque, salt atmosphere, lead fatigue, solderability, and mechanical strength. In these tests, the piece parts are sent through process steps that simulate package assembly. The units are then destructively tested to determine whether or not they meet the required quality and reliability levels.

### *Silicon Wafer Inspection*

Each shipment of raw silicon wafers is accepted or rejected based on AQL sampling plans. Raw silicon wafers are subjected to non-destructive and destructive tests. Included in the testing are flatness, physical dimensions, resistivity, oxygen and carbon content, and defect densities. The test results are used to accept or reject the lot.

### *Bulk Chemical and material Inspection*

Bulk chemicals and materials play an important role in any semiconductor process. To insure that the bulk chemicals and materials used in processing Fairchild wafers are the highest quality, they are stringently tested for trace impurities and particulate or organic contamination. Mixtures are also analyzed to verify their chemical make-up.

Incoming inspection is only the first step in determining the acceptability of bulk chemicals and materials. After acceptance, detailed documentation is maintained to correlate process results to various vendors and to any variations found in mixture consistency.

## Process Quality Control

Process quality is maintained by establishing and maintaining effective controls for monitoring the wafer fabrication process, reporting the results of the monitors, and initiating valid measurement techniques for improving quality and reliability levels.

### *Methods of Control*

The process quality control program utilizes the following methods of control: (1) process audits, (2) environmental monitors, (3) process monitors, (4) lot acceptance inspections, (5) process qualifications, and (6) process integrity audits. These methods of control, defined below, characterize visually and electrically the wafer fabrication operation.

**Process Audit** — Audits concerning manufacturing operator conformance to specification. These are performed on all operations critical to product quality and reliability.

**Environmental Monitor**—Monitors concerning the process environment, *i.e.*, water purity, air temperature/humidity, and particulate count.

**Process Monitor** — Periodic inspection at designated process steps for verification of manufacturing inspection and maintenance of process average. These inspections provide both attribute and variables data.

**Lot Acceptance** — Lot by lot sampling. This sampling method is reserved for those operations deemed as critical and, as such, requiring special attention.

**Process Qualification** — Complete distributional analysis is run to specified tolerance averages and standard deviations. These qualifications are typically conducted on deposition and evaporation processes, *i.e.*, epi, aluminum, vapox, and backside gold.

**Process Integrity Audit** — Special audits conducted on oxidation and metal evaporation processes (CV drift — oxidation; SEM evaluation — metal evaporation).

## Quality Assurance and Reliability

### Data Reporting


Process quality control data is recorded on an attribute or variable basis as required; control charts are maintained on a regular basis. This data is reviewed at periodic intervals and serves as the basis for judging the acceptability of specific processes. Summary data from the various process quality control operations are relayed to cognizant line, engineering and management

personnel in real time so that, if appropriate, the necessary corrective actions can be immediately taken.

### Process Flow

Figure 2-1 shows the integration of the various methods of control into the wafer fabrication process flow. The process flow chart contains examples of the process quality controls and inspections utilized in the manufacturing operation.

**Fig. 2-1 Process Flow Chart**




### Process Controls (Examples)

- A. Environmental
  - B. Chemical supplies
  - C. Substrate exam.  
(resistivity, flatness,  
thickness, crystal  
perfection, etc.)
  - D. Photoresist evaluation
  - E. Mask inspections
- 
- A. Process audit
- 
- A. Process audit/qualification
  - B. Environmental
  - C. Process monitors  
(thickness, pinhole and  
crack measurements)
  - E. C V Plotting
  - F. Calibration
- 
- A. Process audits
  - B. Environmental
  - C. Visual examinations
  - D. Photoresist evaluation  
(preparation, storage,  
application, baking,  
development and removal),
  - E. Etchant controls
  - F. Exposure controls  
(intensity, uniformity)

## Quality Assurance and Reliability

Fig. 2-1 Process Flow Chart (cont'd.)



## Quality Assurance and Reliability

### Quality Assurance


To assure that all product shipped meets both internal Fairchild specifications for standard product and customer specifications in the case of negotiated specs, a number of QA inspections throughout the assembly process flow (Figure 2-2) are required.

The Hi-Rel and Standard Rel Assembly and Test Flows are shown below to provide a clearer understanding of


the operations performed. Flows, much more detailed than the flows in Figures 2-2 and 2-3, govern the assembly and test of devices to Fairchild's specifications.

The Product built to the Hi-Rel Level B Assembly and Test Flow meet the requirements of MIL-STD-883 (Test Methods and Procedures for Microcircuits).

**Fig. 2-2 HI-REL (Level B) Assembly and Test Flow (per MIL-STD-883, Methods 5004, 5005)**






**NOTE**

The sequence of Operations Between Pre Burn-in Electrical Test and Hot Electrical Test May Differ Slightly for some products.

**Fig. 2-3 STD-REL Assembly and Test Flow**



**NOTE**

The Sequence Of Operations Between Mark and Hot Electrical Test May Differ Slightly For Some Products.

## Quality Assurance and Reliability

### Reliability

A number of programs, among them qualification testing, reliability monitoring, failure analysis, and reliability data collection and presentation, are maintained.

#### Qualification Programs

All products receive reliability qualification prior to the product being released for shipment. Qualification is required for (1) new product designs, (2) new fabrication processes or (3) new packages or assembly processes. Stress tests are run in accordance to test methods described in MIL-STD-883. Test results are evaluated against existing reliability levels, and must be better than or equal to current product for the new product to receive qualification.

**New Product Designs** — Receive, as a minimum, +125°C operating life tests. Readouts are normally scheduled at 168 hours, 500 hours, 1000 hours and 2000 hours. The samples stressed are electrically good units from initial wafer runs. Additional life testing, consisting of high-temperature operating life test, 85/85 humidity bias tests, bias pressure pot (BPTH) tests, mechanical series or thermal series may be run as deemed necessary. Redesigns of existing device layouts are considered to be new product designs, and full qualification is necessary.

**New Fabrication Processes** — Qualifications are designed to evaluate the new process against the current process. Stress tests consist of operating life test, high-temperature operating life test, 85/85 humidity bias test and/or biased pressure pot (BPTH) test. In addition, package environment tests may be performed, such as Thermal Series or Mechanical Series. Evaluations are performed on various products throughout the development stages of the new process. Units stressed are generally from split wafer runs. All processing is performed as a single wafer lot up to the new process steps, where the lot is split for the new and the current process steps. Then the wafers are recombined, and again processed as a single wafer lot. This allows for controlled evaluation of the new process against the standard process. Both significant modifications to existing process and transferring existing products to new fabrication plants are treated as a new process.

**New Packages or Assembly Processes** — Qualifications are performed for new package designs, changes to existing piece parts, changes in piece part vendors, and

significant modification to assembly process methods. In general, samples from three assembly runs are stressed to a matrix in accordance to MIL-STD-883, Method 5005, group B, group C, subgroup 2, and group D (Table 2-1). In addition, +100°C operating life tests, 85/85 humidity bias tests, biased pressure pot (BPTH) tests and unbiased pressure pot tests are performed for plastic packages.

#### Reliability Monitors

Reliability testing of mature products is performed to establish device failure rates, and to identify problems occurring in production. Samples are obtained on a regular basis from production. These units are stressed with operating life tests or package environmental tests. The results of these tests are summarized and reported. When a problem is identified, the respective engineering group is notified, impact on the customer is reviewed and a corrective action plan is implemented.

Current testing levels are in excess of 14,000 units per year stressed with operating life tests, and 23,000 units per year stressed with package environmental tests.

#### Failure Analysis

Failure analysis is performed on all units failing reliability stress tests. Failure analysis is offered as a service to support manufacturing and engineering, and to support customer returns and customer requested failure studies. The failure analysis procedure used has been established to provide a technique of sequential analysis. This technique is based on the premise that each step of analysis will provide information of the failure without destroying information to be obtained from subsequent steps. The ultimate purpose is to uncover all underlying failure mechanisms through complete, in-depth, defect analysis. The procedure places great emphasis on electrical analysis, both external before decapsulation, and internal micro-probing. Visual examinations with high magnification microscopes or SEM analysis are used to confirm failure mechanisms. Results of the failure analysis are recorded and, if abnormalities are found, reported to engineering and/or manufacturing for corrective action.

#### Data Collection and Presentation

Product reliability is controlled by first stressing the product, and then feeding back results to manufacturing and engineering. This feedback takes two forms. There

## Quality Assurance and Reliability

is a formal monthly Reliability Summary distributed to all groups. The summary shows current product failure rates, highlights problem areas, and shows the status of qualification and corrective action programs. Less formal feedback is obtained by including reliability personnel at

all product meetings, which gives high visibility to the reliability aspects of various products. As a customer service, product reliability data is compiled and made available upon request.

**Table 2-1 Package Environmental Stress Matrix**

Test	MIL-STD-883	
	Method	Condition
<b>Group B</b>		
<i>Subgroup 1</i> Physical dimensions	2016	
<i>Subgroup 2</i> Resistance to solvents	2015	
<i>Subgroup 3</i> Solderability	2003	Soldering temperature $+245 \pm 5^{\circ}\text{C}$ , $+260 \pm 5^{\circ}\text{C}$ ( $L_{CC}$ only)
<i>Subgroup 5</i> Bond strength (1) Thermocompression (2) Ultrasonic or wedge	2011	(1) Test condition C or D (2) Test condition C or D
<b>Group C</b>		
<i>Subgroup 2</i> Temperature cycling Constant acceleration	1010 2001	Test condition C ( $-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$ ) Test condition E (30Kg), $Y_1$ orientation and $X_1$ orientation (where available) Test condition D (20K g) for packages over 5 gram weight or with seal ring greater than 2 inches
Seal (a) Fine (b) Gross Visual examination End-point electrical parameters	1014	
<b>Group D</b>		
<i>Subgroup 2</i> Lead integrity Seal (a) Fine (b) Gross	2004 1014	Test condition B2 (lead fatigue) As applicable

## Quality Assurance and Reliability

**Table 2-1 Package Environmental Stress Matrix (cont'd.)**

Test	MIL-STD-883	
	Method	Condition
<i>Subgroup 3</i>		
Thermal shock	1011	Test condition B (-55°C to +125°C) 15 cycles minimum
Temperature cycling	1010	Test condition C (-65°C to +150°C) 100 cycles minimum
Moisture resistance	1004	
Seal	1014	
(a) Fine		
(b) Gross		
Visual examination		
End-point electrical parameters		
<i>Subgroup 4</i>		
Mechanical shock	2002	Test condition B (1500G, 0.5 ms)
Vibration, variable frequency	2007	Test condition A (20G)
Constant acceleration	2001	Same as group C, subgroup 2
Seal	1014	
(a) Fine		
(b) Gross		
Visual examination		
End-point electrical parameters		
<i>Subgroup 5</i>		
Salt atmosphere	1009	Test condition A minimum (24 hours)
Seal	1014	As applicable
(a) Fine		
(b) Gross		
Visual examination		
<i>Subgroup 6</i>		
Internal water-vapor content	1018	
<i>Subgroup 7</i>		
Adhesion of lead finish	2025	
<i>Subgroup 8</i>		
Lid Torque	2024	As applicable (prior to 883C, this test was part of Subgroup D-7)
Other tests performed which are not included in Group B, C or D:		
Die Shear	2019	
Radiography	2012	(Prior to 1984, this test was not performed)



---

## Notes

---



Product Index and Selection Guide	1
Quality Assurance and Reliability	2
ECL RAMs	3
TTL RAMs	4
MOS Static RAMs	5
ECL PROMs	6
TTL PROMs	7
TTL Programmable Logic	8
Ordering Information and Package Outlines	9
Field Sales Offices	10



# F100K DC Family Specifications

DC characteristics for the F100K series family  
parametric limits listed below are guaranteed for the  
entire F100K ECL family unless specified on the  
individual data sheet.

**Absolute Maximum Ratings:** Above which the useful  
life may be impaired<sup>1</sup>

Storage Temperature	−65° C to +150° C
Maximum Junction Temperature (T <sub>J</sub> )	+175° C
Supply Voltage Range	−7.0 V to +0.5 V
Input Voltage (dc)	V <sub>EE</sub> to +0.5 V
Output Current (dc Output HIGH)	−50 mA
Operating Range <sup>2</sup>	−5.7 V to −4.2 V
Lead Temperature (Soldering 10 sec)	300° C

**DC Characteristics:** V<sub>EE</sub> = −4.5 V, V<sub>CC</sub> = V<sub>CCA</sub> = GND, T<sub>C</sub> = 0° C to +85° C, Note 3

Symbol	Characteristic	Min	Max	Unit	Conditions
V <sub>OH</sub>	Output HIGH Voltage	−1025	−880	mV	<div>V<sub>IN</sub> = V<sub>IH(max)</sub> or V<sub>IL(min)</sub></div> <div>V<sub>IN</sub> = V<sub>IH(min)</sub> or V<sub>IL(max)</sub></div> <div>Loading with 50 Ω to −2.0 V</div>
V <sub>OL</sub>	Output LOW Voltage	−1810	−1620	mV	
V <sub>OHc</sub>	Output HIGH Voltage	−1035		mv	
V <sub>OLc</sub>	Output LOW Voltage		−1610	mV	
V <sub>IH</sub>	Input HIGH Voltage	−1165	−880	mV	Guaranteed HIGH Signal for All Inputs
V <sub>IL</sub>	Input LOW Voltage	−1810	−1475	mV	Guaranteed LOW Signal for All Inputs
I <sub>IL</sub>	Input LOW Current	0.50		μA	V <sub>IN</sub> = V <sub>IL(min)</sub>

1. Unless specified otherwise on individual data sheet.

2. Parametric values specified at −4.8 V to −4.2 V.

3. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

All ECL RAM products (except for Register File RAMs)  
in ceramic packages: dual-in-line, and flatpak are  
polyimide die-coated to decrease sensitivity to alpha  
particles emitted primarily by the seal glass and  
ceramic of the package.

# F100K DC Family Specifications

**DC Characteristics:**  $V_{EE} = -4.2\text{ V}$ ,  $V_{CC} = V_{CCA} = \text{GND}$ ,  $T_C = 0^\circ\text{C}$  to  $+85^\circ\text{C}$ , Note 3

Symbol	Characteristic	Min	Max	Unit	Conditions	
V <sub>OH</sub>	Output HIGH Voltage	−1020	−870	mV	V <sub>IN</sub> = V <sub>IH(max)</sub> or V <sub>IL(min)</sub>	Loading with 50 Ω to −2.0 V
V <sub>OL</sub>	Output LOW Voltage	−1810	−1605	mV		
V <sub>OHC</sub>	Output HIGH Voltage	−1030		mv	V <sub>IN</sub> = V <sub>IH(min)</sub> or V <sub>IL(max)</sub>	
V <sub>OLC</sub>	Output LOW Voltage		−1595	mV		
V <sub>IH</sub>	Input HIGH Voltage	−1150	−880	mV	Guaranteed HIGH Signal for All Inputs	
V <sub>IL</sub>	Input LOW Voltage	−1810	−1475	mV	Guaranteed LOW Signal for All Inputs	
I <sub>IL</sub>	Input LOW Current	0.50		μA	V <sub>IN</sub> = V <sub>IL(min)</sub>	

**DC Characteristics:**  $V_{EE} = -4.8\text{ V}$ ,  $V_{CC} = V_{CCA} = \text{GND}$ ,  $T_C = 0^\circ\text{C}$  to  $+85^\circ\text{C}$ , Note 3

Symbol	Characteristic	Min	Max	Unit	Conditions	
V <sub>OH</sub>	Output HIGH Voltage	−1035	−880	mV	V <sub>IN</sub> = V <sub>IH(max)</sub> or V <sub>IL(min)</sub>	Loading with 50 Ω to −2.0 V
V <sub>OL</sub>	Output LOW Voltage	−1830	−1620	mV		
V <sub>OHC</sub>	Output HIGH Voltage	−1045		mv	V <sub>IN</sub> = V <sub>IH(min)</sub> or V <sub>IL(max)</sub>	
V <sub>OLC</sub>	Output LOW Voltage		−1610	mV		
V <sub>IH</sub>	Input HIGH Voltage	−1165	−880	mV	Guaranteed HIGH Signal for All Inputs	
V <sub>IL</sub>	Input LOW Voltage	−1810	−1490	mV	Guaranteed LOW Signal for All Inputs	
I <sub>IL</sub>	Input LOW Current	0.50		μA	V <sub>IN</sub> = V <sub>IL(min)</sub>	

Notes on preceding page



# F10K DC Family Specifications

DC characteristics for the F10K series memories.  
Parametric limits listed below are guaranteed for all F10K memories, except where noted on individual data sheets.

**Absolute Maximum Ratings:** Above which the useful life may be impaired<sup>2</sup>

Storage Temperature -65°C to +150°C  
Maximum Junction Temperature (T<sub>J</sub>) +175°C  
V<sub>EE</sub> Pin Potential to Ground Pin -7.0 V to +0.5 V  
Input Voltage (dc) V<sub>EE</sub> to +0.5 V  
Output Current (dc Output HIGH) -30 mA to +0.1 mA  
Lead Temperature (Soldering 10 sec) 300°C

## Guaranteed Operating Ranges

Supply Voltage (V <sub>EE</sub> )			Case Temperature (T <sub>C</sub> )
Min	Typ	Max	
-5.46 V	-5.2 V	-4.94 V	0°C to +75°C

**DC Characteristics:** V<sub>EE</sub> = -5.2 V, V<sub>CC</sub> = V<sub>CCA</sub> = GND, T<sub>C</sub> = 0°C to +75°C<sup>1</sup>

Symbol	Characteristic	Min	Max	Unit	T <sub>C</sub>	Conditions <sup>2</sup>		
V <sub>OH</sub>	Output HIGH Voltage	-1000 -960 -900	-840 -810 -720	mV	0°C +25°C +75°C	V <sub>IN</sub> = V <sub>IH(max)</sub> or V <sub>IL(min)</sub>	Loading is 50 Ω to -2.0 V	
V <sub>OL</sub>	Output LOW Voltage	-1870 -1850 -1830	-1665 -1650 -1625	mV	0°C +25°C +75°C			
V <sub>OHC</sub>	Output HIGH Voltage	-1020 -980 -920		mv	0°C +25°C +75°C	V <sub>IN</sub> = V <sub>IH(min)</sub> or V <sub>IL(max)</sub>		
V <sub>OLC</sub>	Output LOW Voltage		-1645 -1630 -1605	mV	0°C +25°C +75°C			
V <sub>IH</sub>	Input HIGH Voltage	-1145 -1105 -1045	-840 -810 -720	mV	0°C +25°C +75°C	Guaranteed Input Voltage HIGH for All Inputs		
V <sub>IL</sub>	Input LOW Voltage	-1870 -1850 -1830	-1490 -1475 -1450	mV	0°C +25°C +75°C	Guaranteed Input Voltage LOW for All Inputs		
I <sub>IL</sub>	Input LOW Current	0.5	170	μA	+25°C	V <sub>IN</sub> = V <sub>IL(min)</sub>		

1. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

2. Unless specified otherwise on individual data sheet.

# F100145

## 16 x 4-Bit

### Register File (RAM)

Memory and High Speed Logic

#### Description


The F100145 is a 64-bit register file organized as 16 words of four bits each. Separate address inputs for Read ( $AR_n$ ) and Write ( $AW_n$ ) operations reduce overall cycle time by allowing one address to be setting up while the other is being executed. Operating speed is also enhanced by four output latches which store data from the previous read operation while writing is in progress. When both Write Enable ( $\overline{WE}$ ) inputs are LOW, the circuit is in the Write mode and the latches are in a Hold mode. When either  $\overline{WE}$  input is HIGH, the circuit is in the Read mode, but the outputs can be forced LOW by a HIGH signal on either of the Output Enable ( $\overline{OE}$ ) inputs. This makes it possible to tie one  $\overline{WE}$  input and one  $\overline{OE}$  input together to serve as an active-LOW Chip Select ( $\overline{CS}$ ) input. When this wired  $\overline{CS}$  input is HIGH, reading will still take place internally and the resulting data will enter the latches and become available as soon as the  $\overline{CS}$  signal goes LOW, provided that the other  $\overline{OE}$  input is LOW. A HIGH signal on the Master Reset (MR) input overrides all other inputs, clears all cells in the memory, resets the output latches, and forces the outputs LOW.

#### Pin Names


$AR_0$ – $AR_3$	Read Address Inputs
$AW_0$ – $AW_3$	Write Address Inputs
$\overline{WE}_1$ , $\overline{WE}_2$	Read Enable Inputs (Active LOW)
$\overline{OE}_1$ , $\overline{OE}_2$	Output Enable Inputs (Active LOW)
$D_0$ – $D_3$	Data Inputs
MR	Master Reset Input
$Q_0$ – $Q_3$	Data Outputs

#### Connection Diagrams


##### 24-Pin DIP (Top View)



##### 24-Pin Flatpak (Top View)



## Logic Symbol and Logic Diagram



Note that this diagram is provided for understanding of logic operation only. It should not be used for evaluation of propagation delays as many internal functions are achieved more efficiently than indicated.

**DC Characteristics:**  $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$  unless otherwise specified,  $V_{CC} = V_{CCA} = \text{GND}$ ,  $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$I_{IH}$	Input HIGH Current All Inputs			240	$\mu\text{A}$	$V_{IN} = V_{IH(max)}$
$I_{EE}$	Power Supply Current	-247	-170		mA	Inputs Open


\*See Family Characteristics for other dc specifications.

**AC Characteristics:**  $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ ,  $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
$t_{AA}$	<b>Access/Recovery Timing</b> Address Access <sup>1</sup>	2.20	7.40	2.20	7.40	2.20	7.60	ns	Figures 1 and 3a
$t_{OR}$	Output Recovery	1.00	2.90	1.10	2.90	1.10	3.20	ns	Figures 1 and 3e
$t_{OD}$	Output Disable	1.00	2.90	1.10	2.90	1.10	3.20	ns	
$t_{RSA1}$	<b>Read Timing</b> Address Setup	1.10		1.10		1.10		ns	Figures 1 and 3b
$t_{WEQ}$	Output Delay	2.00	5.00	2.00	5.00	2.00	5.50	ns	
$t_{RSA2}$	<b>Output Latch Timing</b> Address Setup	4.10		4.10		5.60		ns	Figures 1 and 3c
$t_{RHA}$	Address Hold	0.10		0.10		0.10		ns	Figures 1 and 3d
$t_{WSA}$	<b>Write Timing</b> Address Setup	0.10		0.10		0.10		ns	$t_W = 6.0\text{ ns}$ Figures 1 and 4
$t_{WHA}$	Address Hold	1.10		1.60		1.60		ns	
$t_{WSD}$	Data Setup	1.10		1.60		1.90		ns	
$t_{WHD}$	Data Hold	1.10		1.60		1.90		ns	
$t_W$	Write Pulse Width, LOW	4.60		5.00		5.50		ns	
$t_M$	<b>Master Reset Timing</b> Reset Pulse Width, LOW	4.50		4.50		5.00		ns	Figures 1 and 5a
$t_{MHW}$	$\overline{WE}$ Hold to Write	6.30		7.10		10.50		ns	
$t_{MQ}$	Output Disable	2.80		2.80		3.20		ns	Figures 1 and 5b
$t_{TLH}$	Transition Time 20% to 80%, 80% to 20%	0.50	2.30	0.50	2.30	0.50	2.30	ns	

1. The maximum address access time is guaranteed to be the worst case bit in memory using a pseudo random testing pattern.

Fig. 1 AC Test Circuit

**Notes**

All Timing Measurements Referenced to 50% of Input Levels

$C_L = 3 \text{ pF}$  including Fixture and Stray Capacitance

$R_L = 50 \text{ } \Omega$  to  $-2.0 \text{ V}$

Fig. 2 Input Levels








Fig. 3 Read Timing


3a Address Access Time ( $\overline{WE}_1$  or  $\overline{WE}_2 = \text{HIGH}$ ;  
 $\overline{OE}_1 = \overline{OE}_2 = \text{LOW}$ )




3b Address Setup Time before  $\overline{WE}$ , to Ensure  
 Minimum Delay (unpulsed  $\overline{WE} = \overline{OE}_1 =$   
 $\overline{OE}_2 = \text{LOW}$ )



3c Address Setup Time to Ensure Latching Data  
 from New Address (unpulsed  $\overline{WE} = \text{LOW}$ )



3d Address Hold Time to Ensure Latching Data  
 from Old Address (unpulsed  $\overline{WE} = \text{LOW}$ )



3e Output Recovery/Disable Times,  $\overline{OE}$  to  $Q_n$   
 (unpulsed  $\overline{OE} = \text{LOW}$ )




Fig. 4 Write Timing

Address and Data Setup and Hold Times;  
Write pulse Width (unpulsed  $\overline{WE}$  = LOW)






Fig 5 Master Reset Timing


5a Reset Pulse Width;  $\overline{WE}$  Hold Time for  
Subsequent Writing (address already setup,  
unpulsed  $\overline{WE}$  = LOW)



5b Output Reset Delay,  $MR$  to  $Q_n$



### Ordering Information



### Packages and Outlines (See Section 9)

D = Ceramic DIP

F = Flatpak

### Temperature Ranges

C = 0°C to +85°C. Case

### Optional Processing

QR = 160 Hour Burn in

## F100402 16 x 4-Bit Register File (RAM)

Memory and High Speed Logic

### Description


The F100402 is a high-speed 64-bit Random Access Memory (RAM) organized as a 16-word by 4-bit array. External logic requirements are minimized by internal address decoding, while memory expansion and data busing are facilitated by the output disabling features of the Chip Select ( $\overline{CS}$ ) and Write Enable ( $\overline{WE}$ ) inputs.

A HIGH signal on  $\overline{CS}$  prevents read and write operations and forces the outputs to the LOW state. When  $\overline{CS}$  is LOW, the  $\overline{WE}$  input controls chip operations. A HIGH signal on  $\overline{WE}$  disables the Data input ( $D_n$ ) buffers and enables readout from the memory location determined by the Address ( $A_n$ ) inputs. A LOW signal on  $\overline{WE}$  forces the  $Q_n$  outputs LOW and allows data on the  $D_n$  inputs to be stored in the addressed location. Data exists in the same logical sense as presented at the data inputs, *i.e.*, the memory is non-inverting.

### Pin Names

$\overline{CS}$	Chip Select Input
$A_0$ – $A_3$	Address Inputs
$D_0$ – $D_3$	Data Inputs
$\overline{WE}$	Write Enable Input
$Q_0$ – $Q_3$	Data Outputs

### Logic Symbol




$V_{CC}$  = Pin 16


$V_{EE}$  = Pin 8

### Connection Diagrams


#### 16-Pin DIP (Top View)



#### 16-Pin Flatpak (Top View)



## Logic Diagram



**DC Characteristics:**  $V_{EE} = -4.2 \text{ V to } -4.8 \text{ V}$  unless otherwise specified,  $V_{CC} = \text{GND}$ ,  $T_C = 0^\circ\text{C to } +85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$I_{IH}$	Input HIGH Current All Inputs			300	$\mu\text{A}$	$V_{IN} = V_{IH(max)}$
$I_{EE}$	Power Supply Current	-170	-110		mA	Inputs Open


\*See Family Characteristics for other dc specifications.

**AC Characteristics:**  $V_{EE} = -4.2 \text{ V to } -4.8 \text{ V}$ ,  $V_{CC} = \text{GND}$ , Applies to Flatpak and DIP Packages

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
$t_{ACS}$	<b>Access/Recovery Timing</b> Chip Select Access		3.30		3.50		3.80	ns	<i>Figures 1 and 4</i>
$t_{RCS}$	Chip Select Recovery		3.30		3.50		3.80	ns	
$t_{AA}$	Address Access <sup>1</sup>		5.00		5.30		6.00	ns	
$t_{WSD}$	<b>Write Timing, Setup</b> Data	0.50		0.50		0.80		ns	<i>Figures 1 and 3</i> $t_w = 6 \text{ ns}$
$t_{WSCS}$	Chip Select	1.50		1.50		1.50		ns	
$t_{WSA}$	Address	1.00		1.00		1.00		ns	
$t_{WHD}$	<b>Write Timing, Hold</b> Data	0.50		0.50		0.50		ns	
$t_{WHCS}$	Chip Select	0.50		0.50		0.50		ns	
$t_{WHA}$	Address	2.50		2.50		2.50		ns	
$t_{WR}$	Write Recovery Time	4.00		4.00		4.50		ns	<i>Figures 1 and 4</i>
$t_{WS}$	Write Disable Time	3.00		3.00		3.50		ns	
$t_w$	Write Pulse Width, (LOW)	2.50		2.50		3.00		ns	<i>Figures 1 and 3</i>
$t_{CS}$	Chip Select Pulse Width, (LOW)	2.50		2.50		3.00		ns	
$t_{TLH}$	Transition Time	0.50	1.70	0.50	1.70	0.50	1.70	ns	<i>Figures 1 and 4</i>
$t_{THL}$	20% to 80%, 80% to 20%								

1. The maximum address access time is guaranteed to be the worst case bit in memory using a pseudo random testing pattern.

**Fig. 1 AC Test Circuit**



**Fig. 2 Input Levels**




**Notes**


All Timing Measurements Referenced to 50% of Input Levels  
 $C_L = 3 \text{ pF}$  including Fixture and Stray Capacitance  
 $R_L = 50 \Omega$  to  $-2.0 \text{ V}$

Fig. 3 Write Modes


## Write Enable Strobe

ADDRESS AND DATA INPUT SET-UP AND HOLD TIMES  
(CS = LOW)

## CHIP SELECT SET-UP AND HOLD TIMES



## Ordering Information



## Packages and Outlines (See Section 9)

D = Ceramic DIP  
F = Flatpak

## Temperature Ranges

C = 0°C to +85°C. Case


## Optional Processing

QR = 160 Hour Burn in


Fig. 4 Read Modes

Address Input to Data Output ( $\overline{WE}$  = HIGH,  $\overline{CS}$  = LOW)


## ADDRESS ACCESS TIME

Chip Select Input to Data Output ( $\overline{WE}$  = HIGH)

## CHIP SELECT ACCESS AND RECOVERY TIMES

Write Enable Input to Data Output ( $\overline{CS}$  = LOW)

## WRITE RECOVERY, DISABLE TIMES





# F100415

## 1024 x 1-Bit Static Random Access Memory

Memory and High Speed Logic

### Description


The F100415 is a 1024-bit read/write Random Access Memory (RAM), organized as 1024 words by one bit per word and designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data Input and non-inverting Data Output lines, as well as an active-LOW Chip Select line.

- Address Access Time — 10 ns Max
- Chip Select Access Time — 5.0 ns Max
- Open-emitter Output for Easy Memory Expansion
- Power Dissipation — 0.79 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature
- Polyimide Die Coat for Alpha Immunity

### Pin Names

<u>WE</u>	Write Enable Input (Active LOW)
<u>CS</u>	Chip Select Input (Active LOW)
A <sub>0</sub> –A <sub>9</sub>	Address Inputs
D	Data Input
O	Data Output

### Logic Symbol




VCC = Pin 16

VEE = Pin 8

### Connection Diagram


#### 16-Pin DIP (Top View)



### Note

The 16-pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package

Logic Diagram



### Functional Description

The F100415 is a fully decoded 1024-bit read/write random access memory, organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address,  $A_0$  through  $A_9$ .

One Chip Select input is provided for memory array expansion up to 2048 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select, ( $\overline{CS}$ ) from the address without affecting system performance.

The read and write operations are controlled by the state of the active-LOW Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  held LOW and the chip selected, the data at D is written into the addressed location. Since the write function is level triggered, data must be held stable for at least  $t_{WSD(min)}$  plus  $t_{W(min)}$  plus  $t_{WHD(min)}$  to insure a valid write. To read,  $\overline{WE}$  is held HIGH and the chip selected. Non-inverted data is then presented at the output (O).

The output of the F100415 is an unterminated emitter follower, which allows maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F100415 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external 50  $\Omega$  pull-down resistor to  $-2$  V or an equivalent network must be used to provide a LOW at the output.

Truth Table

Inputs			Output	Mode
$\overline{CS}$	$\overline{WE}$	D	O	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	Data	Read

H = HIGH Voltage Levels =  $-0.9$  V (Nominal)

L = LOW Voltage Levels =  $-1.7$  V (Nominal)

X = Don't Care

Data = Previously stored data

**DC Performance Characteristic:**  $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ ,  $V_{CC} = \text{GND}$ ,  $T_C = 0^\circ\text{C to }+85^\circ\text{C}$  unless otherwise specified<sup>1</sup>

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$I_{IH}$	Input HIGH Current			220	$\mu\text{A}$	$V_{IN} = V_{IH(max)}$
$I_{IL}$	Input LOW Current, $\overline{CS}$ $\overline{WE}$ , $A_0$ – $A_9$ , $D$	0.5 –50		170	$\mu\text{A}$	$V_{IN} = V_{IL(min)}$
$I_{EE}$	Power Supply Current	–200	–180		$\text{mA}$	Inputs and Output Open

**AC Performance Characteristics:**  $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ ,  $V_{CC} = \text{GND}$ , Output Load =  $50\ \Omega$  and  $3\text{ pF}$  to  $-2.0\text{ V}$ ,  
 $T_C = 0^\circ\text{C to }+85^\circ\text{C}$


Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$t_{ACS}$	<b>Read Timing</b> Chip Select Access Time			5.0	ns	Figures 3a, 3b
$t_{RCS}$	Chip Select Recovery Time			5.0	ns	
$t_{AA}$	Address Access Time <sup>2</sup>			10	ns	
$t_W$	<b>Write Timing</b> Write Pulse Width to Guarantee Writing <sup>3</sup>	7			ns	Figure 4
$t_{WSD}$	Data Setup Time prior to Write	1.0			ns	
$t_{WHD}$	Data Hold Time after Write	2.0			ns	
$t_{WSA}$	Address Setup Time prior to Write <sup>3</sup>	1.0			ns	
$t_{WHA}$	Address Hold Time after Write	2.0			ns	
$t_{WSCS}$	Chip Select Setup Time prior to Write	1.0			ns	
$t_{WHCS}$	Chip Select Hold Time after Write	2.0			ns	
$t_{WS}$	Write Disable Time			5.0	ns	
$t_{WR}$	Write Recovery Time			10	ns	
$t_r$	Output Rise Time		0.7		ns	Measured between 20% and 80% or 80% and 20%
$t_f$	Output Fall Time		0.7		ns	
$C_{IN}$	Input Pin Capacitance		4.0	5.0	pF	Measured with a Pulse Technique
$C_{OUT}$	Output Pin Capacitance		7.0	8.0	pF	

1. See Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

3.  $t_W$  measured at  $t_{WSA} = \text{Min}$ ,  $t_{WSA}$  measured at  $t_W = \text{Min}$ .

Fig. 1 AC Test Circuit



**Notes**

All Timing Measurements Referenced to 50% of Input Levels  
 $C_L = 3 \text{ pF}$  including Fixture and Stray Capacitance  
 $R_L = 50 \Omega$  to  $-2.0 \text{ V}$ .

Fig. 2 Input Levels





Fig. 3 Read Mode Timing

**3a Read Mode Propagation Delay from Chip Select**



**3b Read Mode Propagation Delay from Address**






Fig. 4 Write Mode Timing

**Note**

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

**Ordering Information****Packages and Outlines** (See Section 9)

D = Ceramic DIP  
F = Flatpak

**Temperature Range**


C = 0°C to +85°C, Case

**Optional Processing**

QR = 160 Hour Burn In or Equivalent

Typical Application

4096-Word x n-Bit System





# F100422

## 256 x 4-Bit Static Random Access Memory

Memory and High Speed Logic

### Description


The F100422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as four active-LOW Bit Select lines.

- Address Access Time — 10 ns Max
- Bit Select Access Time — 5.0 ns Max
- Four Bits Can be Independently Selected
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation — 0.88 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature
- Polyimide Die Coat for Alpha Immunity

### Pin Names

$\overline{WE}$	Write Enable Input (Active LOW)
$\overline{BS_0} - \overline{BS_3}$	Bit Select Inputs (Active LOW)
$A_0 - A_7$	Address Inputs
$D_0 - D_3$	Data Inputs
$O_0 - O_3$	Data Outputs


### Logic Symbol




$V_{CC}$  = Pin 6 (9)  
 $V_{CCA}$  = Pin 7 (10)  
 $V_{EE}$  = Pin 18 (21)  
 ( ) = Flatpak

### Connection Diagrams


#### 24-Pin DIP (Top View)



#### 24-Pin Flatpak (Top View)



## Logic Diagram



## Functional Description

The F100422 is a fully decoded 1024-bit read/write random access memory, organized 256 words by four bits. Word selection is achieved by means of an 8-bit address,  $A_0$  through  $A_7$ .

Four Bit Select inputs are provided for logic flexibility. For larger memories, the fast bit select access time permits the decoding of individual bit selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active-LOW Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  held LOW and the bit selected, the data at  $D_0$ – $D_3$  is written into the addressed location. Since the write function is level triggered, data must be held stable for at least  $t_{WSD(min)}$  plus  $t_{W(min)}$  plus  $t_{WHD(min)}$  to insure a valid write. To read,  $\overline{WE}$  is held HIGH and the bit selected. Non-inverted data is then presented at the output ( $O_0$ – $O_3$ ).

The outputs of the F100422 are unterminated emitter followers, which allow maximum flexibility in choosing

output connection configurations. In many applications it is desirable to tie the outputs of several F100422 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external 50  $\Omega$  pull-down resistor to  $-2$  V or an equivalent network must be used to provide a LOW at the output.

Truth Table

Inputs			Outputs	Mode
$\overline{BS}_n$	$\overline{WE}$	$D_n$	$O_n$	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	Data	Read

Each bit has independent  $\overline{BS}$ ,  $D$ , and  $O$ , but all have common  $\overline{WE}$

H = HIGH Voltage Levels =  $-0.9$  V (Nominal)

L = LOW Voltage Levels =  $-1.7$  V (Nominal)

X = Don't Care

Data = Previously stored data

**DC Performance Characteristic:**  $V_{EE} = -4.2$  to  $-4.8$  V,  $V_{CC} = V_{CCA} = \text{GND}$ ,  
 $T_C = 0^\circ\text{C}$  to  $+85^\circ\text{C}$  unless otherwise specified<sup>1</sup>

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$I_{IH}$	Input HIGH Current			220	$\mu\text{A}$	$V_{IN} = V_{IH(\text{max})}$
$I_{IL}$	Input LOW Current, $\overline{BS}_0$ – $\overline{BS}_3$ $\overline{WE}$ , $A_0$ – $A_7$ , $D_0$ – $D_3$	0.5 –50		170	$\mu\text{A}$	$V_{IN} = V_{IL(\text{min})}$
$I_{EE}$	Power Supply Current	–230	–200		mA	All Inputs and Outputs Open

**AC Performance Characteristics:**  $V_{EE} = -4.2$  V to  $-4.8$  V,  $V_{CC} = V_{CCA} = \text{GND}$ , Output Load =  $50\ \Omega$  and  $3\ \text{pF}$  to  $-2.0$  V,  
 $T_C = 0^\circ\text{C}$  to  $+85^\circ\text{C}$


Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$t_{ABS}$	<b>Read Timing</b> Bit Select Access Time			5.0	ns	Figures 3a, 3b
$t_{RBS}$	Bit Select Recovery Time			5.0	ns	
$t_{AA}$	Address Access Time <sup>2</sup>			10	ns	
$t_W$	<b>Write Timing</b> Write Pulse Width to Guarantee Writing <sup>3</sup>	7.0			ns	Figure 4
$t_{WSD}$	Data Setup Time prior to Write	1.0			ns	
$t_{WHD}$	Data Hold Time after Write	2.0			ns	
$t_{WSA}$	Address Setup Time prior to Write <sup>3</sup>	1.0			ns	
$t_{WHA}$	Address Hold Time after Write	2.0			ns	
$t_{WSBS}$	Bit Select Setup Time prior to Write	1.0			ns	
$t_{WHBS}$	Bit Select Hold Time after Write	2.0			ns	
$t_{WS}$	Write Disable Time			5.0	ns	
$t_{WR}$	Write Recovery Time			10	ns	
$t_r$	Output Rise Time		0.7		ns	Measured between 20% and 80% or 80% and 20%
$t_f$	Output Fall Time		0.7		ns	
$C_{IN}$	Input Pin Capacitance		4.0	5.0	pF	Measured with a Pulse Technique
$C_{OUT}$	Output Pin Capacitance		7.0	8.0	pF	

1. See Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

3.  $t_W$  measured at  $t_{WSA} = \text{Min}$ ,  $t_{WSA}$  measured at  $t_W = \text{Min}$ .

Fig. 1 AC Test Circuit

**Notes**

All Timing Measurements Referenced to 50% of Input Levels

 $C_L = 3 \text{ pF}$  including Fixture and Stray Capacitance $R_L = 50 \Omega$  to  $-2.0 \text{ V}$ 

Fig. 2 Input Levels




Fig. 3 Read Mode Timing





**3a Read Mode Propagation Delay from Bit Select****3b Read Mode Propagation Delay from Address**

Fig. 4 Write Mode Timing

**Note**

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

**Ordering Information****Packages and Outlines** (See Section 9)

D = Ceramic DIP

F = Flatpak

**Temperature Ranges**

C = 0°C to +85°C, Case

**Optional Processing**

QR = 160 Hour Burn In

# F100422

## 256 x 4-Bit Static Random Access Memory

Memory and High Speed Logic

### Description


The F100422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as four active-LOW Bit Select lines.

- **Address Access Times — 5/7 ns Max**
- **Bit Select Access Times — 4/5 ns Max**
- **Four Bits Can be Independently Selected**
- **Open-emitter Outputs for Easy Memory Expansion**
- **Power Dissipation — 0.88 mW/Bit Typ**
- **Power Dissipation Decreases with Increasing Temperature**
- **Polyimide Die Coat for Alpha Immunity**

### Pin Names

WE	Write Enable Input (Active LOW)
$\overline{BS}_0 - \overline{BS}_3$	Bit Select Inputs (Active LOW)
A <sub>0</sub> –A <sub>7</sub>	Address Inputs
D <sub>0</sub> –D <sub>3</sub>	Data Inputs
O <sub>0</sub> –O <sub>3</sub>	Data Outputs


### Logic Symbol




VCC = Pin 6 (9)  
VCCA = Pin 7 (10)  
VEE = Pin 18 (21)  
( ) = Flatpak

### Connection Diagrams

#### 24-Pin DIP (Top View)



#### 24-Pin Flatpak (Top View)





# F100474

## 1024 x 4-Bit Static Random Access Memory

Memory and High Speed Logic

### Description


The F100474 is a 4096-bit read/write Random Access Memory (RAM), organized 1024 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as an active-LOW Chip Select line.

- **Address Access Time — 10 ns Max**
- **Chip Select Access Time — 5.0 ns Max**
- **Open-emitter Outputs for Easy Memory Expansion**
- **Power Dissipation — 0.25 mW/Bit Typ**
- **Power Dissipation Decreases with Increasing Temperature**

### Pin Names

<u>WE</u>	Write Enable Input (Active LOW)
<u>CS</u>	Chip Select Input (Active LOW)
A <sub>0</sub> –A <sub>9</sub>	Address Inputs
D <sub>0</sub> –D <sub>3</sub>	Data Inputs
O <sub>0</sub> –O <sub>3</sub>	Data Outputs

### Logic Symbol




VCC = Pin 6 (9)  
VCCA = Pin 7 (10)  
VEE = Pin 18 (21)  
( ) = Flatpak

### Connection Diagrams


#### 24-Pin DIP (Top View)



#### 24-Pin Flatpak (Top View)



## Logic Diagram



## Functional Description

The F100474 is a fully decoded 4096-bit read/write random access memory, organized 1024 words by four bits. Word selection is achieved by means of a 10-bit address, A<sub>0</sub> through A<sub>9</sub>.

The read and write operations are controlled by the state of the active-LOW Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  held LOW and the chip selected, the data at D<sub>0</sub>–D<sub>3</sub> is written into the addressed location. Since the write function is level triggered, data must be held stable for at least  $t_{WSD(min)}$  plus  $t_{W(min)}$  plus  $t_{WHD(min)}$  to insure a valid write. To read,  $\overline{WE}$  is held HIGH and the chip selected. Non-inverted data is then presented at the outputs (O<sub>0</sub>–O<sub>3</sub>).

The output of the F100474 is an unterminated emitter follower, which allows maximum flexibility in choosing connection configurations. In many applications such as memory expansion, the outputs of many F100474

devices can be tied together. In other applications the wired-OR need not be used. In either case an external 50  $\Omega$  pull-down resistor to –2 V or an equivalent network must be used to provide a LOW at the output when it is OFF.

Truth Table

Inputs			Outputs	Mode
$\overline{CS}$	$\overline{WE}$	D <sub>n</sub>	O <sub>n</sub>	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	Data	Read

H = HIGH Voltage Levels = –0.9 V (Nominal)

L = LOW Voltage Levels = –1.7 V (Nominal)

X = Don't Care

Data = Previously stored data

# F10145A

## 16 x 4 Register File (RAM)

Memory and High Speed Logic

### Description


The F10145A is a high-speed 64-bit Random Access Memory organized as a 16-word by 4-bit array. External logic requirements are minimized by internal address decoding, while memory expansion and data bussing are facilitated by the output disabling features of the Chip Select (CS) and Write Enable (WE) inputs.

A HIGH signal on  $\overline{CS}$  prevents read and write operations and forces the outputs to the LOW state. When  $\overline{CS}$  is LOW, the  $\overline{WE}$  input controls chip operations. A HIGH signal on  $\overline{WE}$  disables the Data input ( $D_n$ ) buffers and enables readout from the memory location determined by the Address ( $A_n$ ) inputs. A LOW signal on  $\overline{WE}$  forces the  $Q_n$  outputs LOW and allows data on the  $D_n$  inputs to be stored in the addressed location. Data exists in the same logical sense as presented at the data inputs, *i.e.*, the memory is non-inverting.

### Pin Names

$\overline{CS}$	Chip Select
$A_0 - A_3$	Address
$D_0 - D_3$	Data Inputs
$\overline{WE}$	Write Enables
$Q_0 - Q_3$	Data Outputs

### Logic Symbol




$V_{CC}$  = Pin 16


$V_{EE}$  = Pin 8

### Connection Diagrams

#### 16-Pin DIP (Top View)



#### 16-Pin Flatpak (Top View)



Logic Diagram




Fig. 1 AC Test Circuit





Fig. 2 Input Levels

**Notes**

All Timing Measurements Referenced to 50% of Input Levels

 $C_L = 3$  pF including Fixture and Stray Capacitance $R_L = 50 \Omega$  to  $-2.0$  V

**DC Performance Characteristics:**  $V_{EE} = -5.2\text{ V}$ ,  $V_{CC} = \text{GND}$ ,  $T_C = 0^\circ\text{C}$  to  $+75^\circ\text{C}$ <sup>1</sup>

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$I_{IH}$	Input HIGH Current $\overline{CS}$ , $A_0 - A_3$ $\overline{WE}$ , $D_0 - D_3$			200 220	$\mu\text{A}$	$V_{IN} = V_{IH(\text{max})}$
$I_{EE}$	Power Supply Current	-150	-100		mA	Inputs and Outputs Open

**AC Performance Characteristics:**  $V_{EE} = -5.2\text{ V} \pm 5\%$ ,  $V_{CC} = \text{GND}$ ,  $T_C = 0^\circ\text{C}$  to  $+75^\circ\text{C}$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$t_{ACS}$	<b>Access/Recovery Times</b> Chip Select Access		4.5	6.0	ns	Figures 1 and 4
$t_{RCS}$	Chip Select Recovery		4.5	6.0	ns	
$t_{AA}$	Address Access <sup>2</sup>		6.5	9.0	ns	
$t_{WSD}$	<b>Write Setup Times</b> Data	4.5	3.0		ns	Figures 1 and 3
$t_{WSCS}$	Chip Select	4.5	2.5		ns	
$t_{WSA}$	Address	3.5	1.5		ns	
$t_{WHD}$	<b>Write Hold Times</b> Data	0	-0.5		ns	
$t_{WHCS}$	Chip Select	0.5	0		ns	
$t_{WHA}$	Address	1.0	-1.0		ns	
$t_{WR}$	Write Recovery Time		4.5	6.0	ns	Figures 1 and 4
$t_{WS}$	Write Disable Time		4.5	6.0	ns	
$t_W$	Write Pulse Width, Min	4.0	2.5		ns	Figures 1 and 3
$t_{CS}$	Chip Select Pulse Width, Min	4.0	2.5		ns	
$t_{TLH}$ $t_{THL}$	Transition Time 20% to 80%, 80% to 20%	0.5	2.5	3.9	ns	Figures 1 and 4


1. See Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudo random testing pattern.


**Fig. 3 Write Modes**

## Write Enable Strobe


ADDRESS AND DATA INPUT SET-UP AND HOLD TIMES  
( $\overline{CS} = \text{LOW}$ )



## CHIP SELECT SET-UP AND HOLD TIMES



## Ordering Information



## Packages and Outlines (See Section 9)

D = Ceramic DIP  
F = Flatpak

## Temperature Ranges

C = 0° to +75°C, Case


## Optional Processing

QR = 160 Hour Burn in

**Fig. 4 Read Modes**


## Address Input to Data Output ( $\overline{WE} = \text{HIGH}$ , $\overline{CS} = \text{LOW}$ )

### ADDRESS ACCESS TIME




## Chip Select Input to Data Output ( $\overline{WE} = \text{HIGH}$ )

### CHIP SELECT ACCESS AND RECOVERY TIMES



## Write Enable Input to Data Output ( $\overline{CS} = \text{LOW}$ )

### WRITE RECOVERY, DISABLE TIMES





# F10402

## 16 x 4-Bit

## Register File (RAM)

Memory and High Speed Logic

### Description


The F10402 is a high-speed 64-bit Random Access Memory (RAM) organized as a 16-word by 4-bit array. External logic requirements are minimized by internal address decoding, while memory expansion and data busing are facilitated by the output disabling features of the Chip Select ( $\overline{CS}$ ) and Write Enable ( $\overline{WE}$ ) inputs.

A HIGH signal on  $\overline{CS}$  prevents read and write operations and forces the outputs to the LOW state. When  $\overline{CS}$  is LOW, the  $\overline{WE}$  input controls chip operations. A HIGH signal on  $\overline{WE}$  disables the Data input ( $D_n$ ) buffers and enables readout from the memory location determined by the Address ( $A_n$ ) inputs. A LOW signal on  $\overline{WE}$  forces the  $Q_n$  outputs LOW and allows data on the  $D_n$  inputs to be stored in the addressed location. Data exists in the same logical sense as presented at the data inputs, *i.e.*, the memory is non-inverting.

### Pin Names

$\overline{CS}$	Chip Select Input
$A_0 - A_3$	Address Inputs
$D_0 - D_3$	Data Inputs
$\overline{WE}$	Write Enable Input
$Q_0 - Q_3$	Data Outputs


### Logic Symbol


 $V_{CC}$  = Pin 16


 $V_{EE}$  = Pin 8

### Connection Diagrams


#### 16-Pin DIP (Top View)



#### 16-Pin Flatpak (Top View)



Logic Diagram



**DC Performance Characteristics:**  $V_{EE} = -5.2\text{ V}$ ,  $V_{CC} = V_{CCA} = \text{GND}$ ,  $T_C = 0^\circ\text{C}$  to  $+75^\circ\text{C}$   
unless otherwise specified\*

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$I_{IH}$	Input HIGH Current All Inputs			300	$\mu\text{A}$	$V_{IN} = V_{IH(max)}$
$I_{EE}$	Power Supply Current	-170	-110	-70	mA	Inputs Open


\*See Family Characteristic for other dc specifications.

**AC Performance Characteristics:**  $V_{EE} = -5.2 \text{ V} \pm 5\%$ ,  $V_{CC} = \text{GND}$ , Applies to Flatpack and DIP Packages

Symbol	Characteristic	$T_C = 0^\circ \text{C}$		$T_C = 25^\circ \text{C}$		$T_C = 75^\circ \text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
$t_{ACS}$	<b>Access/Recovery Timing</b> Chip Select Access		3.30		3.50		3.80	ns	Figures 1 and 4
$t_{RCS}$	Chip Select Recovery		3.30		3.50		3.80	ns	
$t_{AA}$	Address Access <sup>1</sup>		5.00		5.30		6.00	ns	
$t_{WSD}$	<b>Write Timing, Setup</b> Data	0.50		0.50		0.80		ns	Figures 1 and 3 $T_W = 6 \text{ ns}$
$t_{WSCS}$	Chip Select	1.50		1.50		1.50		ns	
$t_{WSA}$	Address	1.00		1.00		1.00		ns	
$t_{WHD}$	<b>Write Timing, Hold</b> Data	0.50		0.50		0.50		ns	
$t_{WHCS}$	Chip Select	0.50		0.50		0.50		ns	
$t_{WHA}$	Address	2.50		2.50		2.50		ns	
$t_{WR}$	Write Recovery Time		4.00		4.00		4.50	ns	Figures 1 and 4
$t_{WS}$	Write Disable Time		3.00		3.00		3.50	ns	
$t_W$	Write Pulse Width, (LOW)	2.50		2.50		3.00		ns	Figures 1 and 3
$t_{CS}$	Chip Select Pulse Width, (LOW)	2.50		2.50		3.00		ns	
$t_{TLH}$	Transition Time 20% to 80%, 80% to 20%	0.50	1.70	0.50	1.70	0.50	1.70	ns	Figures 1 and 4

1. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudo random testing pattern.

**Fig. 1 AC Test Circuit**



**Notes**

All Timing Measurements Referenced to 50% of Input Levels

$C_L = 3 \text{ pF}$  including Fixture and Stray Capacitance

$R_L = 50 \text{ } \Omega$  to  $-2.0 \text{ V}$

**Fig. 2 Input Levels**






Fig. 3 Write Modes

Write Enable Strobe


ADDRESS AND DATA INPUT SET-UP AND HOLD TIMES  
( $\overline{CS} = \text{LOW}$ )



CHIP SELECT SET-UP AND HOLD TIMES



Ordering Information



Packages and Outlines (See Section 9)

D = Ceramic DIP

F = Flatpak

Temperature Ranges

C = 0° to + 75°C. Case


Optional Processing

QR = 160 Hour Burn in

Fig. 4 Read Modes


Address Input to Data Output ( $\overline{WE} = \text{HIGH}$ ,  $\overline{CS} = \text{LOW}$ )

ADDRESS ACCESS TIME




Chip Select Input to Data Output ( $\overline{WE} = \text{HIGH}$ )

CHIP SELECT ACCESS AND RECOVERY TIMES



Write Enable Input to Data Output ( $\overline{CS} = \text{LOW}$ )

WRITE RECOVERY, DISABLE TIMES



# F10415

## 1024 x 1-Bit Static Random Access Memory

Memory and High Speed Logic

### Description


The F10415 is a 1024-bit read/write Random Access Memory (RAM), organized as 1024 words by one bit per word and designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as an active-LOW Chip Select line.

- Address Access Time — 10 ns Max
- Chip Select Access Time — 5 ns Max
- Open-emitter Output for Easy Memory Expansion
- Power Dissipation — 0.92 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature
- Polyimide Die Coat for Alpha Immunity

### Pin Names

$\overline{WE}$	Write Enable Input (Active LOW)
$\overline{CS}$	Chip Select Input (Active LOW)
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
D	Data Input
O	Data Output

### Logic Symbol




VCC = Pin 16

VEE = Pin 8

### Connection Diagram


#### 16-Pin DIP (Top View)



### Note

The 16-pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package

## Logic Diagram



## Functional Description

The F10415 is a fully decoded 1024-bit read/write random access memory, organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A<sub>0</sub> through A<sub>9</sub>.

One Chip Select input is provided for memory array expansion up to 2048 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select, ( $\overline{CS}$ ) from the address without affecting system performance.

The read and write operations are controlled by the state of the active-LOW Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  held LOW and the chip selected, the data at D is written into the addressed location. Since the write function is level triggered, data must be held stable for at least  $t_{WSD(min)}$  plus  $t_{W(min)}$  plus  $t_{WHD(min)}$  to insure a valid write. To read,  $\overline{WE}$  is held HIGH and the chip selected. Non-inverted data is then presented at the output (O).

The output of the F10415 is an unterminated emitter follower, which allows maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F10415 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external 50  $\Omega$  pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

## Truth Table

Inputs			Output	Mode
$\overline{CS}$	$\overline{WE}$	D	O	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	Data	Read

H = HIGH Voltage Levels = -0.9 V (Nominal)

L = LOW Voltage Levels = -1.7 V (Nominal)

X = Don't Care

Data = Previously stored data



**DC Performance Characteristic:**  $V_{EE} = -5.2\text{ V}$ ,  $V_{CC} = \text{GND}$ ,  $T_C = 0^\circ\text{C}$  to  $+75^\circ\text{C}$  unless otherwise specified<sup>1</sup>

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$I_{IH}$	Input HIGH Current			220	$\mu\text{A}$	$V_{IN} = V_{IH(\text{max})}$
$I_{IL}$	Input LOW Current, $\overline{CS}$ $\overline{WE}$ , $A_0$ – $A_9$ , $D$	0.5 –50		170	$\mu\text{A}$	$V_{IN} = V_{IL(\text{min})}$
$I_{EE}$	Power Supply Current	–200	–180		mA	Inputs and Output Open

**AC Performance Characteristics:**  $V_{EE} = -5.2\text{ V} \pm 5\%$ ,  $V_{CC} = \text{GND}$ , Output Load =  $50\ \Omega$  and  $3\text{ pF}$  to  $-2.0\text{ V}$ ,  
 $T_C = 0^\circ\text{C}$  to  $+75^\circ\text{C}$

Symbol	Characteristic	F10415		Unit	Condition
		Min	Max		
$t_{ACS}$	<b>Read Timing</b> Chip Select Access Time		5.0	ns	Figures 3a, 3b
$t_{RCS}$	Chip Select Recovery Time		5.0	ns	
$t_{AA}$	Address Access Time <sup>2</sup>		10	ns	
$t_W$	<b>Write Timing</b> Write Pulse Width to Guarantee Writing <sup>3</sup>	7.0		ns	Figure 4
$t_{WSD}$	Data Setup Time Prior to Write	1.0		ns	
$t_{WHD}$	Data Hold Time after Write	2.0		ns	
$t_{WSA}$	Address Setup Time Prior to Write <sup>3</sup>	1.0		ns	
$t_{WHA}$	Address Hold Time after Write	2.0		ns	
$t_{WSCS}$	Chip Select Setup Time Prior to Write	1.0		ns	
$t_{WHCS}$	Chip Select Hold Time after Write	2.0		ns	
$t_{WS}$	Write Disable Time		5.0	ns	
$t_{WR}$	Write Recovery Time		10	ns	


Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$t_r$	Output Rise Time		0.7		ns	Measured between 20% and 80% or 80% and 20%
$t_f$	Output Fall Time		0.7		ns	
$C_{IN}$	Input Pin Capacitance		4.0	5.0	pF	Measured with a Pulse Technique
$C_{OUT}$	Output Pin Capacitance		7.0	8.0	pF	

1. See Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

3.  $t_W$  measured at  $t_{WSA} = \text{Min}$ ,  $t_{WSA}$  measured at  $t_W = \text{Min}$ .

Fig. 1 AC Test Circuit



**Notes**

All Timing Measurements Referenced to 50% of Input Levels  
 $C_L = 3$  pF including Fixture and Stray Capacitance  
 $R_L = 50 \Omega$  to -2.0 V

Fig. 2 Input Levels






Fig. 3 Read Mode Timing


**3a Read Mode Propagation Delay from Chip Select**



**3b Read Mode Propagation Delay from Address**




**Fig. 4 Write Mode Timing**



### Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

### Ordering Information



### Packages and Outlines (See Section 9)

D = Ceramic DIP

F = Flatpak

### Temperature Range


C = 0° C to +75° C, Case

### Optional Processing

QR = 160 Hour Burn In

## Typical Application

### 4096-Word x n-Bit System



# F10422

## 256 x 4-Bit Static Random Access Memory

Memory and High Speed Logic

### Description


The F10422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as four active-LOW Bit Select lines.

- Address Access Time — 10 ns Max
- Bit Select Access Time — 5.0 ns Max
- Four Bits Can be Independently Selected
- Open-emitter Output for Easy Memory Expansion
- Power Dissipation — 1.02 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature
- Polyimide Die Coat for Alpha Immunity

### Pin Names

WE	Write Enable Input (Active LOW)
BS <sub>0</sub> - BS <sub>3</sub>	Bit Select Inputs (Active LOW)
A <sub>0</sub> -A <sub>7</sub>	Address Inputs
D <sub>0</sub> -D <sub>3</sub>	Data Inputs
O <sub>0</sub> -O <sub>3</sub>	Data Outputs


### Logic Symbol




V<sub>CC</sub> = Pin 24  
V<sub>CCA</sub> = Pin 1  
V<sub>EE</sub> = Pin 12  
( ) = Flatpak

### Connection Diagram


#### 24-Pin DIP (Top View)



#### 24-Pin Flatpak (Top View)



## Logic Diagram



## Functional Description

The F10422 is a fully decoded 1024-bit read/write random access memory, organized 256 words by four bits. Word selection is achieved by means of an 8-bit address,  $A_0$  through  $A_7$ .

Four Bit Select inputs are provided for logic flexibility. For larger memories, the fast bit select access time permits the decoding of individual bit selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active-LOW Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  held LOW and the bit selected, the data at  $D_0$ – $D_3$  is written into the addressed location. Since the write function is level triggered, data must be held stable for at least  $t_{WSD(min)}$  plus  $t_{W(min)}$  plus  $t_{WHD(min)}$  to insure a valid write. To read,  $\overline{WE}$  is held HIGH and the bit selected. Non-inverted data is then presented at the output ( $O_0$ – $O_3$ ).

The output of the F10422 is an unterminated emitter follower, which allows maximum flexibility in choosing

output connection configurations. In many applications it is desirable to tie the outputs of several F10422 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external 50  $\Omega$  pull-down resistor to  $-2$  V or an equivalent network must be used to provide a LOW at the output.

Truth Table

Inputs			Outputs	Mode
$\overline{BS}_n$	$\overline{WE}$	$D_n$	$O_n$	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	Data	Read

Each bit has independent  $\overline{BS}$ ,  $D$ , and  $O$ , but all have common  $\overline{WE}$

H = HIGH Voltage Levels =  $-0.9$  V (Nominal)

L = LOW Voltage Levels =  $-1.7$  V (Nominal)

X = Don't Care

Data = Previously stored data



**DC Performance Characteristic:**  $V_{EE} = -5.2\text{ V}$ ,  $V_{CC} = V_{CCA} = \text{GND}$ ,  $T_C = 0^\circ\text{C}$  to  $+75^\circ\text{C}$  unless otherwise specified<sup>1</sup>

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$I_{IH}$	Input HIGH Current			220	$\mu\text{A}$	$V_{IN} = V_{IH(\text{max})}$
$I_{IL}$	Input LOW Current, $\overline{BS_0}$ – $\overline{BS_3}$ $\overline{WE}$ , $A_0$ – $A_7$ , $D_0$ – $D_3$	0.5 –50		170	$\mu\text{A}$	$V_{IN} = V_{IL(\text{min})}$
$I_{EE}$	Power Supply Current	–230	–200		mA	All Inputs and Outputs Open

**AC Performance Characteristic:**  $V_{EE} = -5.2\text{ V} \pm 5\%$ ,  $V_{CC} = V_{CCA} = \text{GND}$ , Output Load =  $50\ \Omega$  and  $3\text{ pF}$  to  $-2.0\text{ V}$ ,  
 $T_C = 0^\circ\text{C}$  to  $+75^\circ\text{C}$


Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$t_{ABS}$	<b>Read Timing</b> Bit Select Access Time			5.0	ns	Figures 3a, 3b
$t_{RBS}$	Bit Select Recovery Time			5.0	ns	
$t_{AA}$	Address Access Time <sup>2</sup>			10	ns	
$t_W$	<b>Write Timing</b> Write Pulse Width to Guarantee Writing <sup>3</sup>	7.0			ns	Figure 4
$t_{WSD}$	Data Setup Time prior to Write	1.0			ns	
$t_{WHD}$	Data Hold Time after Write	2.0			ns	
$t_{WSA}$	Address Setup Time prior to Write <sup>3</sup>	1.0			ns	
$t_{WHA}$	Address Hold Time after Write	2.0			ns	
$t_{WSBS}$	Bit Select Setup Time prior to Write	1.0			ns	
$t_{WHBS}$	Bit Select Hold Time after Write	2.0			ns	
$t_{WS}$	Write Disable Time			5.0	ns	
$t_{WR}$	Write Recovery Time			10	ns	
$t_r$	Output Rise Time		0.7		ns	Measured between 20% and 80% or 80% and 20%
$t_f$	Output Fall Time		0.7		ns	
$C_{IN}$	Input Pin Capacitance		4.0	5.0	pF	Measured with a Pulse Technique
$C_{OUT}$	Output Pin Capacitance		7.0	8.0	pF	

1. See Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

3.  $t_W$  measured at  $t_{WSA} = \text{Min}$ ,  $t_{WSD}$  measured at  $t_W = \text{Min}$ .

Fig. 1 AC Test Circuit



**Notes**

All Timing Measurements Referenced to 50% of Input Levels

$C_L = 3 \text{ pF}$  including Fixture and Stray Capacitance

$R_L = 50 \Omega$  to  $-2.0 \text{ V}$

Fig. 2 Input Levels





Fig. 3 Read Mode Timing

**3a Read Mode Propagation Delay from Bit Select**



**3b Read Mode Propagation Delay from Address**






Fig. 4 Write Mode Timing



**Note**

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

**Ordering Information**



**Packages and Outlines** (See Section 9)

D = Ceramic DIP

F = Flatpak

**Temperature Ranges**

C = 0° C to +75° C, Case

**Optional Processing**

QR = 160 Hour Burn In

# F10422

## 256 x 4-Bit Static Random Access Memory

Memory and High Speed Logic

### Description


The F10422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as four active-LOW Bit Select lines.

- **Address Access Times — 5/7 ns Max**
- **Bit Select Access Times — 4/5 ns Max**
- **Four Bits Can be Independently Selected**
- **Open-emitter Output for Easy Memory Expansion**
- **Power Dissipation — 1.02 mW/Bit Typ**
- **Power Dissipation Decreases with Increasing Temperature**
- **Polyimide Die Coat for Alpha Immunity**

### Pin Names

WE	Write Enable Input (Active LOW)
BS <sub>0</sub> - BS <sub>3</sub>	Bit Select Inputs (Active LOW)
A <sub>0</sub> -A <sub>7</sub>	Address Inputs
D <sub>0</sub> -D <sub>3</sub>	Data Inputs
O <sub>0</sub> -O <sub>3</sub>	Data Outputs

### Logic Symbol



VCC = Pin 24


VCCA = Pin 1

VEE = Pin 12


( ) Flatpak

### Connection Diagram

#### 24-Pin DIP (Top View)



#### 24-Pin Flatpak (Top View)



# F10474

## 1024 x 4-Bit Static Random Access Memory

Memory and High Speed Logic

### Description


The F10474 is a 4096-bit read/write Random Access Memory (RAM), organized 1024 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as an active-LOW Chip Select line.

- Address Access Time — 10 ns Max
- Chip Select Access Time — 5 ns Max
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation — 0.29 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

### Pin Names

$\overline{WE}$	Write Enable Input (Active LOW)
$\overline{CS}$	Chip Select Input (Active LOW)
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
D <sub>0</sub> -D <sub>3</sub>	Data Inputs
O <sub>0</sub> -O <sub>3</sub>	Data Outputs

### Logic Symbol




V<sub>CC</sub> = Pin 24  
V<sub>CCA</sub> = Pin 1  
V<sub>EE</sub> = Pin 12  
NC = Pin 10

### Connection Diagram

#### 24-Pin DIP (Top View)



## Logic Diagram



## Functional Description

The F10474 is a fully decoded 4096-bit read/write random access memory, organized 1024 words by four bits. Word selection is achieved by means of a 10-bit address,  $A_0$  through  $A_9$ .

The read and write operations are controlled by the state of the active-LOW Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  held LOW and the chip selected, the data at  $D_0$ – $D_3$  is written into the addressed location. Since the write function is level triggered, data must be held stable for at least  $t_{WSD(min)}$  plus  $t_{W(min)}$  plus  $t_{WHD(min)}$  to insure a valid write. To read,  $\overline{WE}$  is held HIGH and the chip selected. Non-inverted data is then presented at the outputs ( $O_0$ – $O_3$ ).

The output of the F10474 is an unterminated emitter follower, which allows maximum flexibility in choosing connection configurations. In many applications such as memory expansion, the outputs of many F10474

devices can be tied together. In other applications the wired-OR need not be used. In either case an external 50  $\Omega$  pull-down resistor to  $-2$  V or an equivalent network must be used to provide a LOW at the output when it is OFF.

Truth Table

Inputs			Outputs	Mode
$\overline{CS}$	$\overline{WE}$	$D_n$	$O_n$	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	Data	Read

H = HIGH Voltage Levels =  $-0.9$  V (Nominal)

L = LOW Voltage Levels =  $-1.7$  V (Nominal)

X = Don't Care

Data = Previously stored data



---

## Notes

---

---

## Notes

---

---

## Notes

---



Product Index and Selection Guide	1
Quality Assurance and Reliability	2
ECL RAMs	3
TTL RAMs	4
MOS Static RAMs	5
ECL PROMs	6
TTL PROMs	7
TTL Programmable Logic	8
Ordering Information and Package Outlines	9
Field Sales Offices	10



# TTL Family Specifications

**Absolute Maximum Ratings:** Above which the useful life may be impaired

Storage Temperature	−65° to +150° C
Supply Voltage Range	−0.5 V to +7.0 V
Input Voltage (dc) <sup>(1)(2)</sup>	−0.5 V to $V_{CC}$ (RAMs) −1.5 V to $V_{CC}$ (PROMs)
Voltage Applied to Outputs <sup>(2)(3)</sup> (output HIGH)	−0.5 V to +5.5 V (RAMs) −1.5 V to +5.5 V (PROMs)
Lead Temperature (Soldering, 10 sec)	300° C
Maximum Junction Temperature ( $T_j$ )	+175° C
Output Current	+20 mA
Input Current (DC)	−12 mA to +5.0 mA

## Guaranteed Operating Ranges

	Supply Voltage ( $V_{CC}$ )	Case Temperature ( $T_C$ )	Maximum Low-Level Input Voltage ( $V_{IL}$ ) <sup>8</sup>	Minimum High-Level Input Voltage ( $V_{IH}$ ) <sup>8</sup>
Commercial	5.0 V $\pm$ 5%	0° C to +75° C	0.8V	2.1 V (RAMs)
Military	5.0 V $\pm$ 10%	−55° C to +125° C		2.0V (PROMs)

## Device Design Characteristics

Symbol	Characteristic	Typ	Unit	Condition
$C_{IN}$	Input Pin Capacitance	4.0	pF	Measured with a Pulse Technique
$C_{OUT}$	Output Pin Capacitance	7.0	pF	

DC, FN and AC performance characteristics and test conditions listed with each device (see note 8)

## Notes

1. Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.
2. These values may be exceeded as required during PROM programming.
3. Output current limit required.
4. Unless stated otherwise in individual device specification.
5. Functional testing done at input levels  $V_{IL} = V_{OL\ Max}$  (0.45V),  $V_{IH} = V_{OH\ Min}$  (2.4V)
6. PROM programmability verified through test row and test column.
7. PROM input levels on unprogrammed devices verified through testing of test row and test column.
8. Static condition only

All TTL RAM products in ceramic packages: dual-in-line, flatpak and leadless chip carrier are polyimide die-coated to decrease sensitivity to alpha particles emitted primarily by the seal glass and ceramic of the package.





# 93415/93L415

## 1024 x 1-Bit Static Random Access Memory

Memory and High Speed Logic

### Description


The 93415 is a 1024-bit read/write Random Access Memory (RAM), organized 1024 words by one bit. It is designed for high speed cache, control and buffer storage applications. The device includes full on-chip decoding, separate Data input and non-inverting Data output, as well as an active LOW Chip Select line.

- **Commercial Address Access Time**  
93415 — 25 to 60 ns Max
- **Military Address Access Time**  
93415 — 30 to 70 ns Max
- **Low Power Version Also Available (93L415)**
- **Features Open Collector Output**
- **Power Dissipation — 0.46 mW/Bit Typ**
- **Power Dissipation Decreases with Increasing Temperature**

### Pin Names

$\overline{CS}$	Chip Select Input (Active LOW)
A <sub>0</sub> –A <sub>9</sub>	Address Inputs
$\overline{WE}$	Write Enable Input (Active LOW)
D	Data Input
O	Data Output


### Logic Symbol



V<sub>CC</sub> = Pin 16  
GND = Pin 8

### Connection Diagram


#### 16-Pin DIP (Top View)



#### Note:

The 16-pin Flatpak version has the same pinout connections as the Dual In-line package.

Logic Diagram



### Functional Description

The 93415 is a fully decoded 1024-bit read/write Random Access Memory organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A<sub>0</sub> through A<sub>9</sub>.

One Chip Select input is provided for easy memory array expansion of up to 2048 bits without the need for external decoding. For larger memories, the fast chip select access time permits direct address decoding without an increase in overall memory access time.

The read and write functions of the 93415 are controlled by the state of the active LOW Write Enable ( $\overline{WE}$ ) input. When  $\overline{WE}$  is held LOW and the chip is selected, the data at D is written into the location specified by the binary address present at A<sub>0</sub> through A<sub>9</sub>. Since the write function is level triggered, data must be held stable at the data input for at least  $t_{WSD(min)}$  plus  $t_{W(min)}$  plus  $t_{WHD(min)}$  to insure a valid write. When  $\overline{WE}$  is held HIGH and the chip selected, data is read from the addressed location and presented at the output (O).

An open collector output is provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many 93415s can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of R<sub>L</sub> value must be used to provide a HIGH at the output

when it is off. Any R<sub>L</sub> value within the range specified below may be used.

$$\frac{V_{CC}(\text{Max})}{I_{OL} - FO(1.6)} \leq R_L \leq \frac{V_{CC}(\text{Min}) - V_{OH}}{n(I_{CEX}) + FO(0.04)}$$

R<sub>L</sub> is in k $\Omega$

n = number of wired-OR outputs tied together

FO = number of TTL Unit Loads (UL) driven

I<sub>CEX</sub> = Memory Output Leakage Current

V<sub>OH</sub> = Required Output HIGH Level at Output Node

I<sub>OL</sub> = Output LOW Current

The minimum  $R_L$  value is limited by the output current sinking ability. The maximum  $R_L$  value is determined by the output and input leakage current which must be supplied to hold the output at  $V_{OH}$ .

One Unit Load = 40  $\mu$ A HIGH/1.6 mA LOW.

$F_{OMAX} = 5$  UL.

**Truth Table**

Inputs			Output	Mode
$\overline{CS}$	$\overline{WE}$	D	O	
H	X	X	H	Not Selected
L	L	L	H	Write "0"
L	L	H	H	Write "1"
L	H	X	$D_{OUT}$	Read

H = HIGH Voltage Level (2.4 V)

L = LOW Voltage Level (.5 V)

X = Don't Care (HIGH or LOW)

**DC Characteristics:** Over operating temperature ranges (Note 1)

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$V_{OL}$	Output LOW Voltage		0.3	0.45	V	$V_{CC} = \text{Min}$ , $I_{OL} = 16$ mA
$V_{IH}$	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for All Inputs <sup>5</sup>
$V_{IL}$	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for All Inputs <sup>5</sup>
$I_{IL}$	Input LOW Current		-250	-400 <sup>7</sup>	$\mu$ A	$V_{CC} = \text{Max}$ , $V_{IN} = 0.4$ V
$I_{IH}$	Input HIGH Current		1.0	40	$\mu$ A	$V_{CC} = \text{Max}$ , $V_{IN} = 4.5$ V
$I_{IHB}$	Input Breakdown Current			1.0	mA	$V_{CC} = \text{Max}$ , $V_{IN} = V_{CC}$
$V_{IC}$	Input Diode Clamp Voltage		-1.0	-1.5	V	$V_{CC} = \text{Max}$ , $I_{IN} = -10$ mA
$I_{CEX}$	Output Leakage Current		1.0	100	$\mu$ A	$V_{CC} = \text{Max}$ , $V_{OUT} = 4.5$ V
$I_{CC}$	Power Supply Current			65	mA	93L415-35, 93L415-45, 93L415-60 (commercial)
				75	mA	93L415-40, 93L415-50, 93L415-70 (military)
				125	mA	93415-25, 93415-30 (commercial)
				135	mA	93415-30, 93415-40 (military)
				155	mA	93415A, 93415-45 (commercial)
				170	mA	93415-60 (military)
						$V_{CC} = \text{Max}$ , Note 6

**Notes**

- Typical values are at  $V_{CC} = 5.0$  V,  $T_C = +25^\circ\text{C}$  and maximum loading.
- The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
- Short circuit to ground not to exceed one second.

- $t_W$  measured at  $t_{WSA} = \text{Min}$ ,  $t_{WSA}$  measured at  $t_W = \text{Min}$ .
- Tested under static condition only.
- All inputs GND  
Output open
- $I_{IL} = -300$   $\mu$ A for 93L415

**Commercial**

**AC Performance Characteristics:**  $V_{CC} = 5.0 \pm 5\%$ ,  $GND = 0\text{ V}$ ,  $T_C = 0^\circ\text{ C to } +75^\circ\text{ C}$

Symbol	Characteristic	93415-25		93415-30 93415A		93415-45		Unit	Condition
		Min	Max	Min	Max	Min	Max		
	<b>Read Timing</b>								
t <sub>ACS</sub>	Chip Select Access Time		15		20		35	ns	Figures 3a, 3b
t <sub>RCS</sub>	Chip Select Recovery Time		20		20		35	ns	
t <sub>AA</sub>	Address Access Time <sup>2</sup>		25		30		45	ns	
	<b>Write Timing</b>								
t <sub>W</sub>	Write Pulse Width to Guarantee Writing <sup>4</sup>	15		20		35		ns	Figure 4
t <sub>WSD</sub>	Data Setup Time Prior to Write	5		5		5		ns	
t <sub>WHD</sub>	Data Hold Time after Write	5		5		5		ns	
t <sub>WSA</sub>	Address Setup Time Prior to Write <sup>4</sup>	5		5		5		ns	
t <sub>WHA</sub>	Address Hold Time after Write	5		5		5		ns	
t <sub>WSCS</sub>	Chip Select Setup Time Prior to Write	5		5		5		ns	
t <sub>WHCS</sub>	Chip Select Hold Time after Write	5		5		5		ns	
t <sub>WS</sub>	Write Enable to Output Disable		15		20		35	ns	
t <sub>WR</sub>	Write Recovery Time		15		20		40	ns	
t <sub>WR</sub>	Write Recovery Time (93415A)				25			ns	

**Military**

**AC Performance Characteristics:**  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $GND = 0\text{ V}$ ,  $T_C = -55^\circ\text{ C to } +125^\circ\text{ C}$

Symbol	Characteristic	93415-30		93415-40		93415-60		Unit	Condition
		Min	Max	Min	Max	Min	Max		
	<b>Read Timing</b>								
t <sub>ACS</sub>	Chip Select Access Time		20		25		45	ns	Figures 3a, 3b
t <sub>RCS</sub>	Chip Select Recovery Time		20		25		50	ns	
t <sub>AA</sub>	Address Access Time <sup>2</sup>		30		40		60	ns	
	<b>Write Timing</b>								
t <sub>W</sub>	Write Pulse Width to Guarantee Writing <sup>4</sup>	20		25		40		ns	Figure 4
t <sub>WSD</sub>	Data Setup Time Prior to Write	5		5		5		ns	
t <sub>WHD</sub>	Data Hold Time after Write	5		5		5		ns	
t <sub>WSA</sub>	Address Setup Time Prior to Write <sup>4</sup>	5		10		15		ns	
t <sub>WHA</sub>	Address Hold Time after Write	5		5		5		ns	
t <sub>WSCS</sub>	Chip Select Setup Time Prior to Write	5		5		5		ns	
t <sub>WHCS</sub>	Chip Select Hold Time after Write	5		5		5		ns	
t <sub>WS</sub>	Write Enable to Output Disable		20		25		45	ns	
t <sub>WR</sub>	Write Recovery Time		20		25		50	ns	

Notes on page 4-7

**Commercial****AC Performance Characteristics:**  $V_{CC} = 5.0 \pm 5\%$ ,  $GND = 0\text{ V}$ ,  $T_C = 0^\circ\text{ C to } +75^\circ\text{ C}$ 

		93L415-35		93L415-45		93L415-60			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
	<b>Read Timing</b>								
t <sub>ACS</sub>	Chip Select Access Time		25		30		40	ns	Figures 3a, 3b
t <sub>RCS</sub>	Chip Select Recovery Time		25		30		40	ns	
t <sub>AA</sub>	Address Access Time <sup>2</sup>		35		45		60	ns	
	<b>Write Timing</b>								
t <sub>W</sub>	Write Pulse Width to Guarantee Writing <sup>4</sup>	30		35		45		ns	Figure 4
t <sub>WSD</sub>	Data Setup Time Prior to Write	5		5		5		ns	
t <sub>WHD</sub>	Data Hold Time after Write	5		5		5		ns	
t <sub>WSA</sub>	Address Setup Time Prior to Write <sup>4</sup>	5		5		10		ns	
t <sub>WHA</sub>	Address Hold Time after Write	5		5		5		ns	
t <sub>WSCS</sub>	Chip Select Setup Time Prior to Write	5		5		5		ns	
t <sub>WHCS</sub>	Chip Select Hold Time after Write	5		5		5		ns	
t <sub>WS</sub>	Write Enable to Output Disable		20		25		45	ns	
t <sub>WR</sub>	Write Recovery Time		30		35		45	ns	


**Military****AC Performance Characteristics:**  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $GND = 0\text{ V}$ ,  $T_C = -55^\circ\text{ C to } +125^\circ\text{ C}$ 

		93L415-40		93L415-50		93L415-70			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
	<b>Read Timing</b>								
t <sub>ACS</sub>	Chip Select Access Time		30		35		45	ns	Figures 3a, 3b
t <sub>RCS</sub>	Chip Select Recovery Time		25		30		50	ns	
t <sub>AA</sub>	Address Access Time <sup>2</sup>		40		50		70	ns	
	<b>Write Timing</b>								
t <sub>W</sub>	Write Pulse Width to Guarantee Writing <sup>4</sup>	35		40		50		ns	Figure 4
t <sub>WSD</sub>	Data Setup Time Prior to Write	5		5		10		ns	
t <sub>WHD</sub>	Data Hold Time after Write	5		5		10		ns	
t <sub>WSA</sub>	Address Setup Time Prior to Write <sup>4</sup>	10		10		10		ns	
t <sub>WHA</sub>	Address Hold Time after Write	5		5		10		ns	
t <sub>WSCS</sub>	Chip Select Setup Time Prior to Write	5		5		10		ns	
t <sub>WHCS</sub>	Chip Select Hold Time after Write	5		5		10		ns	
t <sub>WS</sub>	Write Enable to Output Disable		25		30		45	ns	
t <sub>WR</sub>	Write Recovery Time		30		40		55	ns	

Notes on preceding page



Fig. 1 AC Test Circuit



\*Includes jig and probe capacitance

Fig. 2 AC Test Input Levels





Fig. 3 Read Mode Timing

3a Read Mode Propagation Delay from Chip Select



3b Read Mode Propagation Delay from Address





Fig. 4 Write Mode Timing

**Notes**

1. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.
2. Input voltage levels for worst case AC test are 3.0/0.0 V.

### Ordering Information

Part Number	Access Time (ns)	Power (mA)	Temperature Range	Package	Order Code
93415-25	25	125	0° C to +75° C	XX	93415XX25
93415A	30	155	0° C to +75° C	XX	93415AXX
93415-30	30	125	0° C to +75° C	XX	93415XX30
93415-30	30	135	−55° C to +125° C	YY	93415YY30
93L415-35	35	65	0° C to +75° C	XX	93L415XX35
93415-40	40	135	−55° C to +125° C	YY	93415YY40
93L415-40	40	75	−55° C to +125° C	YY	93L415YY40
93415-45	45	155	0° C to +75° C	XX	93415XX
93L415-45	45	65	0° C to +75° C	XX	93L415XX45
93L415-50	50	75	−55° C to +125° C	YY	93L415YY50
93L415-60	60	65	0° C to +75° C	XX	93L415XX
93415-60	60	170	−55° C to +125° C	YY	93415YY
93L415-70	70	75	−55° C to +125° C	YY	93L415YY

### Packages and Optional Processing (See Section 9)

#### XX — Commercial

##### Without Optional Processing

DC  
FC  
PC

##### With Optional Processing

DCQR — Ceramic Dip  
FCQR — Cerpak  
PCQR — Plastic Dip

#### YY — Military

##### Without Optional Processing

DM  
FM

##### With Optional Processing

DMQB — Ceramic Dip  
FMQB — Cerpak

#### Optional Processing

QB = Mil Std 883

Method 5004 and 5005, Level B

QR = Commercial Device with

160 Hour Burn in or Equivalent

#### Note:

Because every combination of packaging, speed, temperature, and optional processing is not in stock, availability of some combinations is not on an immediate basis.

# 93422

## 256 x 4-Bit Static Random Access Memory

Memory and High Speed Logic

### Description


The 93422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits. It is designed for high speed cache, control and buffer storage applications. The 93422 is available in two speeds, "standard" speed and an "A" grade. The device includes full on-chip decoding, separate Data inputs and non-inverting Data outputs, as well as two Chip Select lines.

- **Commercial Address Access Time**  
93422 — 45 ns Max  
93422A — 35 ns Max
- **Military Address Access Time**  
93422 — 60 ns Max  
93422A — 45 ns Max
- **Fully TTL Compatible**
- **Features Three State Outputs**
- **Power Dissipation — 0.46 mW/Bit Typ**
- **Power Dissipation Decreases with Increasing Temperature**

### Pin Names


A <sub>0</sub> –A <sub>7</sub>	Address Inputs
D <sub>0</sub> –D <sub>3</sub>	Data Inputs
$\overline{CS}_1$	Chip Select Input (Active LOW)
CS <sub>2</sub>	Chip Select Input (Active HIGH)
$\overline{WE}$	Write Enable Input (Active LOW)
$\overline{OE}$	Output Enable Input (Active LOW)
O <sub>0</sub> –O <sub>3</sub>	Data Outputs

### Logic Symbol




### Connection Diagrams


#### 22-Pin DIP (Top View)




#### 24-Pin Flatpak (Top View)



#### 24-Pin Leadless Chip Carrier (Top View)



## Logic Diagram



## Functional Description

The 93422 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A<sub>0</sub> through A<sub>7</sub>.

Two Chip Select inputs, inverting and non-inverting, are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of the chip selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable ( $\overline{WE}$ ) input. When  $\overline{WE}$  is

held LOW and the chip is selected, the data at D<sub>0</sub>-D<sub>3</sub> is written into the addressed location. Since the write function is level-triggered, data must be held stable for at least  $t_{WSD(min)}$  plus  $t_{W(min)}$  plus  $t_{WHD(min)}$  to insure a valid write. To read,  $\overline{WE}$  is held HIGH and the chip selected. Non-inverted data is then presented at the outputs (O<sub>0</sub>-O<sub>3</sub>).

The 93422 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.

Truth Table

Inputs				Outputs	
$\overline{OE}$	$\overline{CS}_1$	$CS_2$	$\overline{WE}$	3-State	Mode
X	H	X	X	HIGH Z	Not Selected
X	X	L	X	HIGH Z	Not Selected
L	L	H	H	D <sub>OUT</sub>	READ
X	L	H	L	HIGH Z	WRITE
H	X	X	X	HIGH Z	Output Disabled

H = HIGH Voltage Level (2.4 V)

L = LOW Voltage Level (.5 V)

X = Don't Care (HIGH or LOW)

High Z = High-Impedance

**DC Performance Characteristics:** Over operating temperature ranges (Note 1)

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
V <sub>OL</sub>	Output LOW Voltage		0.3	0.45	V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA
V <sub>IH</sub>	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for All Inputs <sup>5</sup>
V <sub>IL</sub>	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for All Inputs <sup>5</sup>
V <sub>OH</sub>	Output HIGH Voltage	2.4			V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -5.2 mA
I <sub>IL</sub>	Input LOW Current		-150	-300	μA	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.4 V
I <sub>IH</sub>	Input HIGH Current		1.0	40	μA	V <sub>CC</sub> = Max, V <sub>IN</sub> = 4.5 V
I <sub>IHB</sub>	Input Breakdown Current			1.0	mA	V <sub>CC</sub> = Max, V <sub>IN</sub> = V <sub>CC</sub>
V <sub>IC</sub>	Input Diode Clamp Voltage		-1.0	-1.5	V	V <sub>CC</sub> = Max, I <sub>IN</sub> = -10 mA
I <sub>OZH</sub> I <sub>OZL</sub>	Output Current (HIGH Z)			50 -50	μA	V <sub>CC</sub> = Max, V <sub>OUT</sub> = 2.4 V V <sub>CC</sub> = Max, V <sub>OUT</sub> = 0.5 V
I <sub>OS</sub>	Output Current Short Circuit to Ground	-10		-70	mA	V <sub>CC</sub> = Max, Note 3
I <sub>CC</sub>	Power Supply Current			120 130	mA	Commercial Military V <sub>CC</sub> = Max All Inputs GND All Outputs Open

**Notes**

- Typical values are at V<sub>CC</sub> = 5.0 V, T<sub>C</sub> = +25° C and maximum loading.
- The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
- Short circuit to ground not to exceed one second.
- t<sub>W</sub> measured at t<sub>WSA</sub> = Min. t<sub>WSA</sub> measured at t<sub>W</sub> = Min.
- Static condition only.



**Commercial****AC Performance Characteristics:**  $V_{CC} = 5.0\text{ V} \pm 5\%$ ,  $GND = 0\text{ V}$ ,  $T_C = 0^\circ\text{C}$  to  $+75^\circ\text{C}$ 



Symbol	Characteristic	A		Std		Unit	Condition
		Min	Max	Min	Max		
	<b>Read Timing</b>						
tACS	Chip Select Access Time		30		30	ns	Figures 3a, 3b, 3c
tzRCS	Chip Select to HIGH Z		30		30	ns	
tAOS	Output Enable Access Time		30		30	ns	
tzROS	Output Enable to HIGH Z		30		30	ns	
tAA	Address Access Time <sup>2</sup>		35		45	ns	
	<b>Write Timing</b>						
tw	Write Pulse Width to Guarantee Writing <sup>4</sup>	25		30		ns	Figure 4
twSD	Data Setup Time Prior to Write	5		5		ns	
tWHD	Data Hold Time after Write	5		5		ns	
tWSA	Address Setup Time Prior to Write <sup>4</sup>	5		5		ns	
tWHA	Address Hold Time after Write	5		5		ns	
twSCS	Chip Select Setup Time Prior to Write	5		5		ns	
tWHCS	Chip Select Hold Time after Write	5		5		ns	
tzWS	Write Enable to HIGH Z		35		35	ns	
tWR	Write Recovery Time		35		40	ns	

**Military****AC Performance Characteristics:**  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $GND = 0\text{ V}$ ,  $T_C = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ 

Symbol	Characteristic	A		Std		Unit	Condition
		Min	Max	Min	Max		
	<b>Read Timing</b>						
tACS	Chip Select Access Time		35		45	ns	Figures 3a, 3b, 3c
tzRCS	Chip Select to HIGH Z		35		45	ns	
tAOS	Output Enable Access Time		35		45	ns	
tzROS	Output Enable to HIGH Z		35		45	ns	
tAA	Address Access Time <sup>2</sup>		45		60	ns	
	<b>Write Timing</b>						
tw	Write Pulse Width to Guarantee Writing <sup>4</sup>	35		40		ns	Figure 4
twSD	Data Setup Time Prior to Write	5		5		ns	
tWHD	Data Hold Time after Write	5		5		ns	
tWSA	Address Setup Time Prior to Write <sup>4</sup>	5		5		ns	
tWHA	Address Hold Time after Write	5		5		ns	
twSCS	Chip Select Setup Time Prior to Write	5		5		ns	
tWHCS	Chip Select Hold Time after Write	5		5		ns	
tzWS	Write Enable to HIGH Z		40		45	ns	
tWR	Write Recovery Time		40		50	ns	

Notes on preceding page

Fig. 1 AC Test Output Load



\*Includes jig and probe capacitance  
 Note: Load A is used for all production testing.

Fig. 2 AC Test Input Levels






Fig. 3 Read Mode Timing

## a Read Mode Propagation Delay from Address



## 3b Read Mode Propagation Delay from Chip Select



## 3c Read Mode Propagation Delay from Output Enable






Fig. 4 Write Mode Timing



## Notes

1. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.
2. Input voltage levels for worst case AC test are 3.0/0.0 V.

## Ordering Information



## Speed Selection

Blank = Standard Speed  
A = 'A' Grade

## Packages and Outlines (See Section 9)

D = Ceramic DIP  
F = Flatpak  
L = Leadless Chip Carrier  
P = Plastic DIP

## Temperature Range

C = 0°C to +75°C  
M = -55°C to +125°C

## Optional Processing

QB = Mil Std 883  
Method 5004 and 5005, Level B  
QR = Commercial Device with  
160 Hour Burn In or Equivalent

# 93L422

## 256 x 4-Bit Static Random Access Memory

Memory and High Speed Logic

### Description


The 93L422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits. It is designed for high speed cache, control and buffer storage applications. The 93L422 is available in two speeds, "standard" speed and an "A" grade. The device includes full on-chip decoding, separate Data inputs and non-inverting Data outputs, as well as two Chip Select lines.

- **Commercial Address Access Time**  
93L422 — 60 ns Max  
93L422A — 45 ns Max
- **Military Address Access Time**  
93L422 — 75 ns Max  
93L422A — 55 ns Max
- **Fully TTL Compatible**
- **Features Three State Outputs**
- **Power Dissipation — 0.25 mW/Bit Typ**
- **Power Dissipation Decreases with Increasing Temperature**

### Pin Names


A <sub>0</sub> –A <sub>7</sub>	Address Inputs
D <sub>0</sub> –D <sub>3</sub>	Data Inputs
CS <sub>1</sub>	Chip Select Input (Active LOW)
CS <sub>2</sub>	Chip Select Input (Active HIGH)
WE	Write Enable Input (Active LOW)
OE	Output Enable Input (Active LOW)
O <sub>0</sub> –O <sub>3</sub>	Data Outputs

### Logic Symbol




### Connection Diagrams


#### 22-Pin DIP (Top View)




#### 24-Pin Flatpak (Top View)



#### 24-Pin Leadless Chip Carrier (Top View)



## Logic Diagram



## Functional Description

The 93L422 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A<sub>0</sub> through A<sub>7</sub>.

Two Chip Select inputs, inverting and non-inverting, are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of the chip selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable ( $\overline{WE}$ ) input. When  $\overline{WE}$  is

held LOW and the chip is selected, the data at D<sub>0</sub>–D<sub>3</sub> is written into the addressed location. Since the write function is level-triggered, data must be held stable for at least  $t_{WSD(min)}$  plus  $t_{W(min)}$  plus  $t_{WHD(min)}$  to insure a valid write. To read,  $\overline{WE}$  is held HIGH and the chip selected. Non-inverted data is then presented at the outputs (O<sub>0</sub>–O<sub>3</sub>).

The 93L422 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.

Truth Table

Inputs				Outputs	
$\overline{OE}$	$\overline{CS}_1$	$CS_2$	$\overline{WE}$	3-State	Mode
X	H	X	X	HIGH Z	Not Selected
X	X	L	X	HIGH Z	Not Selected
L	L	H	H	$D_{OUT}$	READ
X	L	H	L	HIGH Z	WRITE
H	X	X	X	HIGH Z	Output Disabled

H = HIGH Voltage Level (2.4 V)

L = LOW Voltage Level (.5 V)

X = Don't Care (HIGH or LOW)

High Z = High-Impedance

## DC Performance Characteristics: Over operating temperature ranges (Note 1)

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$V_{OL}$	Output LOW Voltage		0.3	0.45	V	$V_{CC} = \text{Min}, I_{OL} = 8 \text{ mA}$
$V_{IH}$	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for All Inputs <sup>5</sup>
$V_{IL}$	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for All inputs <sup>5</sup>
$V_{OH}$	Output HIGH Voltage	2.4			V	$V_{CC} = \text{Min}, I_{OH} = -5.2 \text{ mA}$
$I_{IL}$	Input LOW Current		-150	-300	$\mu\text{A}$	$V_{CC} = \text{Max}, V_{IN} = 0.4 \text{ V}$
$I_{IH}$	Input HIGH Current		1.0	40	$\mu\text{A}$	$V_{CC} = \text{Max}, V_{IN} = 4.5 \text{ V}$
$I_{IHB}$	Input Breakdown Current			1.0	mA	$V_{CC} = \text{Max}, V_{IN} = V_{CC}$
$V_{IC}$	Input Diode Clamp Voltage		-1.0	-1.5	V	$V_{CC} = \text{Max}, I_{IN} = -10 \text{ mA}$
$I_{OZH}$ $I_{OZL}$	Output Current (HIGH Z)			50 -50	$\mu\text{A}$	$V_{CC} = \text{Max}, V_{OUT} = 2.4 \text{ V}$ $V_{CC} = \text{Max}, V_{OUT} = 0.5 \text{ V}$
$I_{OS}$	Output Current Short Circuit to Ground	-10		-70	mA	$V_{CC} = \text{Max}, \text{Note 3}$
$I_{CC}$	Power Supply Current			80 90	mA	Commercial Military $V_{CC} = \text{Max}$ All Inputs GND All Outputs Open

## Notes

- Typical values are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_C = +25^\circ\text{C}$  and maximum loading.
- The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

- Short circuit to ground not to exceed one second.
- $I_W$  measured at  $t_{WSA} = \text{Min}$ .  $t_{WSA}$  measured at  $t_W = \text{Min}$ .
- Static condition only.



**Commercial****AC Performance Characteristics:**  $V_{CC} = 5.0\text{ V} \pm 5\%$ ,  $GND = 0\text{ V}$ ,  $T_C = 0^\circ\text{C to } +75^\circ\text{C}$ 



Symbol	Characteristic	A		Std		Unit	Condition
		Min	Max	Min	Max		
	<b>Read Timing</b>						
tACS	Chip Select Access Time		30		35	ns	Figures 3a, 3b, 3c
tzRCS	Chip Select to HIGH Z		30		35	ns	
tAOS	Output Enable Access Time		30		35	ns	
tzROS	Output Enable to HIGH Z		30		35	ns	
tAA	Address Access Time <sup>2</sup>		45		60	ns	
	<b>Write Timing</b>						
tw	Write Pulse Width to Guarantee Writing <sup>4</sup>	30		45		ns	Figure 4
twSD	Data Setup Time Prior to Write	5		5		ns	
tWHD	Data Hold Time after Write	5		5		ns	
tWSA	Address Setup Time Prior to Write <sup>4</sup>	5		5		ns	
tWHA	Address Hold Time after Write	5		5		ns	
twSCS	Chip Select Setup Time Prior to Write	5		5		ns	
tWHCS	Chip Select Hold Time after Write	5		5		ns	
tzWS	Write Enable to HIGH Z		35		40	ns	
tWR	Write Recovery Time		40		45	ns	

**Military****AC Performance Characteristics:**  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $GND = 0\text{ V}$ ,  $T_C = -55^\circ\text{C to } +125^\circ\text{C}$ 

Symbol	Characteristic	A		Std		Unit	Condition
		Min	Max	Min	Max		
	<b>Read Timing</b>						
tACS	Chip Select Access Time		40		45	ns	Figures 3a, 3b, 3c
tZRCS	Chip Select to HIGH Z		40		45	ns	
tAOS	Output Enable Access Time		40		45	ns	
tZROS	Output Enable to HIGH Z		40		45	ns	
tAA	Address Access Time <sup>2</sup>		55		75	ns	
	<b>Write Timing</b>						
tw	Write Pulse Width to Guarantee Writing <sup>4</sup>	40		55		ns	Figure 4
twSD	Data Setup Time Prior to Write	5		5		ns	
tWHD	Data Hold Time after Write	5		5		ns	
tWSA	Address Setup Time Prior to Write <sup>4</sup>	5		5		ns	
tWHA	Address Hold Time after Write	5		5		ns	
twSCS	Chip Select Setup Time Prior to Write	5		5		ns	
tWHCS	Chip Select Hold Time after Write	5		5		ns	
tzWS	Write Enable to HIGH Z		45		45	ns	
tWR	Write Recovery Time		50		50	ns	

Notes on preceding page

Fig. 1 AC Test Output Load



\*Includes jig and probe capacitance  
Note: Load A is used for all production testing.

Fig. 2 AC Test Input Levels






Fig. 3 Read Mode Timing

3a Read Mode Propagation Delay from Address



3b Read Mode Propagation Delay from Chip Select



3c Read Mode Propagation Delay from Output Enable






Fig. 4 Write Mode Timing



## Notes

1. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.
2. Input voltage levels for worst case AC test are 3.0/0.0 V.

## Ordering Information



## Speed Selection

Blank = Standard Speed  
A = 'A' Grade

## Packages and Outlines (See Section 9)

D = Ceramic DIP  
F = Flatpak  
L = Leadless Chip Carrier  
P = Plastic DIP

## Temperature Range

C = 0°C to +75°C  
M = -55°C to +125°C

## Optional Processing

QB = Mil Std 883  
Method 5004 and 5005, Level B  
QR = Commercial Device with  
160 Hour Burn In or Equivalent

# 93425/93L425

## 1024 x 1-Bit Static Random Access Memory

Memory and High Speed Logic

### Description


The 93425 is a 1024-bit read/write Random Access Memory (RAM), organized 1024 words by one bit. It is designed for high speed cache, control and buffer storage applications. The device includes full on-chip decoding, separate Data input and non-inverting Data output, as well as an active LOW Chip Select line.

- **Commercial Address Access Time**  
953425 — 20 to 60 ns Max
- **Military Address Access Time**  
93425 — 30 to 70 ns Max
- **Low Power Version Also Available (93L425)**
- **Features Three State Output**
- **Power Dissipation Decreases with Increasing Temperature**

### Pin Names

CS	Chip Select (Active LOW)
A <sub>0</sub> –A <sub>9</sub>	Address Inputs
WE	Write Enable (Active LOW)
D	Data Input
O	Data Output


### Logic Symbol



V<sub>CC</sub> = Pin 16  
GND = Pin 8

### Connection Diagram

#### 16-Pin DIP (Top View)



#### Note:

The 16 pin Flatpak version has the same pinout connections as the Dual In-line package.



**DC Performance Characteristics:** Over operating temperature ranges (Note 1)

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$V_{OL}$	Output LOW Voltage		0.3	0.45	V	$V_{CC} = \text{Min}$ , $I_{OL} = 16 \text{ mA}$
$V_{IH}$	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for All Inputs <sup>5</sup>
$V_{IL}$	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for All Inputs <sup>5</sup>
$V_{OH}$	Output HIGH Voltage	2.4			V	$V_{CC} = \text{Min}$ , $I_{OH} = -5.2 \text{ mA}$
$I_{IL}$	Input LOW Current		-250	-400 <sup>7</sup>	$\mu\text{A}$	$V_{CC} = \text{Max}$ , $V_{IN} = 0.4 \text{ V}$
$I_{IH}$	Input HIGH Current		1.0	40	$\mu\text{A}$	$V_{CC} = \text{Max}$ , $V_{IN} = 4.5 \text{ V}$
$I_{IHB}$	Input Breakdown Current			1.0	mA	$V_{CC} = \text{Max}$ , $V_{IN} = V_{CC}$
$V_{IC}$	Input Diode Clamp Voltage		-1.0	-1.5	V	$V_{CC} = \text{Max}$ , $I_{IN} = -10 \text{ mA}$
$I_{OZH}$ $I_{OZL}$	Output Current (HIGH Z)			50 -50	$\mu\text{A}$	$V_{CC} = \text{Max}$ , $V_{OUT} = 2.4 \text{ V}$ $V_{CC} = \text{Max}$ , $V_{OUT} = 0.5 \text{ V}$
$I_{OS}$	Output Current Short Circuit to Ground			-100	mA	$V_{CC} = \text{Max}$ , Note 3
$I_{CC}$	Power Supply Current			65	mA	93L425-35, 93L425-45, 93L425-60 (commercial)
				75	mA	93L425-40, 93L425-50, 93L425-70 (military)
				125	mA	93425-25, 93425-30 (commercial)
				135	mA	93425-30, 93425-40 (military)
				155	mA	93425A, 93425-45 (commercial)
				170	mA	93425-60 (military) $V_{CC} = \text{Max}$ , Note 6

**Notes**

- Typical values are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_C = +25^\circ\text{C}$  and maximum loading.
- The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
- Short circuit to ground not to exceed one second.
- $t_W$  measured at  $t_{WSA} = \text{Min}$ ,  $t_{WSA}$  measured at  $t_W = \text{Min}$ .
- Static condition only.
- All inputs GND  
Output open
- $I_{IL} = -300 \mu\text{A}$  for 93L425



**Commercial****AC Performance Characteristics:**  $V_{CC} = 5.0 \pm 5\%$ ,  $GND = 0\text{ V}$ ,  $T_C = 0^\circ\text{ C to } +75^\circ\text{ C}$ 

		93425-20 93425-25		93425-30 93425A		93425-45			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
	<b>Read Timing</b>								
t <sub>ACS</sub>	Chip Select Access Time		15		20		35	ns	Figures 3a, 3b
t <sub>ZRCS</sub>	Chip Select to HIGH Z		20		20		35	ns	
t <sub>AA</sub>	Address Access Time <sup>2</sup>		20/25		30		45	ns	
	<b>Write Timing</b>								
t <sub>W</sub>	Write Pulse Width to Guarantee Writing <sup>4</sup>	15		20		35		ns	Figure 4
t <sub>WSD</sub>	Data Setup Time Prior to Write	5		5		5		ns	
t <sub>WHD</sub>	Data Hold Time after Write	5		5		5		ns	
t <sub>WSA</sub>	Address Setup Time Prior to Write <sup>4</sup>	5		5		5		ns	
t <sub>WHA</sub>	Address Hold Time after Write	5		5		5		ns	
t <sub>WSCS</sub>	Chip Select Setup Time Prior to Write	5		5		5		ns	
t <sub>WHCS</sub>	Chip Select Hold Time after Write	5		5		5		ns	
t <sub>ZWS</sub>	Write Enable to HIGH Z		15		20		35	ns	
t <sub>WR</sub>	Write Recovery Time		15		20		40	ns	
t <sub>WR</sub>	Write Recovery Time (93425A)				25			ns	

**Military****AC Performance Characteristics:**  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $GND = 0\text{ V}$ ,  $T_C = -55^\circ\text{ C to } +125^\circ\text{ C}$ 

		93425-30		93425-40		93425-60			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
	<b>Read Timing</b>								
t <sub>ACS</sub>	Chip Select Access Time		20		25		45	ns	Figures 3a, 3b
t <sub>ZRCS</sub>	Chip Select to HIGH Z		20		25		50	ns	
t <sub>AA</sub>	Address Access Time <sup>2</sup>		30		40		60	ns	
	<b>Write Timing</b>								
t <sub>W</sub>	Write Pulse Width to Guarantee Writing <sup>4</sup>	20		25		40		ns	Figure 4
t <sub>WSD</sub>	Data Setup Time Prior to Write	5		5		5		ns	
t <sub>WHD</sub>	Data Hold Time after Write	5		5		5		ns	
t <sub>WSA</sub>	Address Setup Time Prior to Write <sup>4</sup>	5		10		15		ns	
t <sub>WHA</sub>	Address Hold Time after Write	5		5		5		ns	
t <sub>WSCS</sub>	Chip Select Setup Time Prior to Write	5		5		5		ns	
t <sub>WHCS</sub>	Chip Select Hold Time after Write	5		5		5		ns	
t <sub>ZWS</sub>	Write Enable to HIGH Z		20		25		45	ns	
t <sub>WR</sub>	Write Recovery Time		20		25		50	ns	

Notes on preceding page



**Commercial****AC Performance Characteristics:**  $V_{CC} = 5.0 \pm 5\%$ ,  $GND = 0\text{ V}$ ,  $T_C = 0^\circ\text{ C to } +75^\circ\text{ C}$ 


Symbol	Characteristic	93L425-35		93L425-45		93L425-60		Unit	Condition
		Min	Max	Min	Max	Min	Max		
	<b>Read Timing</b>								
t <sub>ACS</sub>	Chip Select Access Time		25		30		40	ns	Figures 3a, 3b
t <sub>ZRCS</sub>	Chip Select to HIGH Z		25		30		40	ns	
t <sub>AA</sub>	Address Access Time <sup>2</sup>		35		45		60	ns	
	<b>Write Timing</b>								
t <sub>W</sub>	Write Pulse Width to Guarantee Writing <sup>4</sup>	30		35		45		ns	Figure 4a, 4b
t <sub>WSD</sub>	Data Setup Time Prior to Write	5		5		5		ns	
t <sub>WHD</sub>	Data Hold Time after Write	5		5		5		ns	
t <sub>WSA</sub>	Address Setup Time Prior to Write <sup>4</sup>	5		5		10		ns	
t <sub>WHA</sub>	Address Hold Time after Write	5		5		5		ns	
t <sub>WSCS</sub>	Chip Select Setup Time Prior to Write	5		5		5		ns	
t <sub>WHCS</sub>	Chip Select Hold Time after Write	5		5		5		ns	
t <sub>ZWS</sub>	Write Enable to HIGH Z		20		25		45	ns	
t <sub>WR</sub>	Write Recovery Time		30		35		45	ns	

**Military****AC Performance Characteristics:**  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $GND = 0\text{ V}$ ,  $T_C = -55^\circ\text{ C to } +125^\circ\text{ C}$ 

Symbol	Characteristic	93L425-40		93L425-50		93L425-70		Unit	Condition
		Min	Max	Min	Max	Min	Max		
	<b>Read Timing</b>								
t <sub>ACS</sub>	Chip Select Access Time		30		35		45	ns	Figures 3a, 3b
t <sub>ZRCS</sub>	Chip Select to HIGH Z		25		30		50	ns	
t <sub>AA</sub>	Address Access Time <sup>2</sup>		40		50		70	ns	
	<b>Write Timing</b>								
t <sub>W</sub>	Write Pulse Width to Guarantee Writing <sup>4</sup>	35		40		50		ns	Figure 4a, 4b
t <sub>WSD</sub>	Data Setup Time Prior to Write	5		5		10		ns	
t <sub>WHD</sub>	Data Hold Time after Write	5		5		10		ns	
t <sub>WSA</sub>	Address Setup Time Prior to Write <sup>4</sup>	10		10		10		ns	
t <sub>WHA</sub>	Address Hold Time after Write	5		5		10		ns	
t <sub>WSCS</sub>	Chip Select Setup Time Prior to Write	5		5		10		ns	
t <sub>WHCS</sub>	Chip Select Hold Time after Write	5		5		5		ns	
t <sub>ZWS</sub>	Write Enable to HIGH Z		25		30		45	ns	
t <sub>WR</sub>	Write Recovery Time		30		40		55	ns	

Notes on page 4-27

Fig. 1 AC Test Output Load



\*Includes jig and probe capacitance

Note: Load A is used for all production testing.

Fig. 2 AC Test Input Levels





Fig. 3 Read Mode Timing

3a Read Mode Propagation Delay from Chip Select



3b Read Mode Propagation Delay from Address





Fig. 4 Write Mode Timing

**Notes**

1. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.
2. Input voltage levels for worst case AC test are 3.0/0.0 V.

**Ordering Information**

Part Number	Access Time (ns)	Power (mA)	Temperature Range	Package	Order Code
93425-20	20	125	0° C to +75° C	XX	93425XX20
93425-25	25	125	0° C to +75° C	XX	93425XX25
93425A	30	155	0° C to +75° C	XX	93425AXX
93425-30	30	125	0° C to +75° C	XX	93425XX30
93425-30	30	135	-55° C to +125° C	YY	93425YY30
93L425-35	35	65	0° C to +75° C	XX	93L425XX35
93425-40	40	135	-55° C to +125° C	YY	93425YY40
93L425-40	40	75	-55° C to +125° C	YY	93L425YY40
93425-45	45	155	0° C to +75° C	XX	93425XX
93L425-45	45	65	0° C to +75° C	XX	93L425XX45
93L425-50	50	75	-55° C to +125° C	YY	93L425YY50
93L425-60	60	65	0° C to +75° C	XX	93L425XX
93425-60	60	170	-55° C to +125° C	YY	93425YY
93L425-70	70	75	-55° C to +125° C	YY	93L425YY

**Packages and Optional Processing** (See Section 9)**XX — Commercial****Without Optional Processing**

DC

FC

PC

**With Optional Processing**

DCQR — Ceramic Dip

FCQR — Cerpak

PCQR — Plastic Dip

**YY — Military****Without Optional Processing**

DM

FM

**With Optional Processing**

DMQB — Ceramic Dip

FMQB — Cerpak

**Optional Processing**

QB = Mil Std 883

Method 5004 and 5005, Level B

QR = Commercial Device with

160 Hour Burn in or Equivalent

**Note:**

Because every combination of packaging, speed, temperature, and optional processing is not in stock, availability of some combinations is not on an immediate basis.

# 93479

## 256 x 9-Bit Static Random Access Memory

Memory and High Speed Logic

### Description

The 93479 is a 2304-bit read/write Random Access Memory (RAM), organized as 256 words by nine bits per word. It is ideally suited for scratchpad, small buffer and other applications where the number of required words is small and where the number of required bits per word is relatively large. The ninth bit can be used to provide parity for 8-bit word systems.

- **Commercial Address Time**

93479 — 45 ns Max

93479A — 35 ns Max

- **Military Address Access Time**

93479 — 60 ns Max

93479A — 45 ns Max

- **Common Data Input/Output**


- **Features Three State Output**

- **Power Dissipation — 0.29 mW/Bit Typ**

### Pin Names

A <sub>0</sub> –A <sub>7</sub>	Address Inputs
DQ <sub>0</sub> –DQ <sub>8</sub>	Data Input/Outputs
$\overline{OE}$	Output Enable Input (Active LOW)
$\overline{WE}$	Write Enable Input (Active LOW)
$\overline{CS}$	Chip Select Input (Active LOW)

### Logic Symbol




V<sub>CC</sub> = Pin 22


GND = Pin 11

### Connection Diagram

#### 22-Pin DIP (Top View)



## Logic Diagram



## Functional Description

The 93479 is a fully decoded 2304-bit random access memory organized 256 words by nine bits. Word selection is achieved by means of an 8-bit address,  $A_0$  to  $A_7$ .

The Chip Select input provides for memory array expansion. For larger memories, the fast chip select access time permits decoding without an increase in overall memory access time.

The read and write operations are controlled by the state of the active LOW Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  held LOW, the chip selected, and the output disabled, the data at  $DQ_0$ - $DQ_8$  is written into the addressed location. Since the write function is level triggered, data must be held stable for at least  $t_{WSD(min)}$  plus  $t_{WHD(min)}$  to insure a valid write. To read,  $\overline{WE}$  is held HIGH, the chip selected and the output enabled. Non-inverted data is then presented at the outputs  $DQ_0$ - $DQ_8$ .

The 93479 has three-state outputs which provide an active pull-up or pull-down when enabled and a high impedance (HIGH Z) state when disabled. The active pull-ups provide drive capability for high capacitive loads while the high impedance state allows optimization of word expansion in bus organized systems.

## Truth Table

Inputs			Data In/Out $DQ_0$ - $DQ_8$	Mode
$\overline{CS}$	$\overline{OE}$	$\overline{WE}$		
X	H	X	HIGH Z	Output Disabled
H	X	X	HIGH Z	R/W Disabled
L	L	H	Data Out	Read
L	H	L	Data In	Write

H = HIGH Voltage Level (2.4 V)

L = LOW Voltage Level (.5 V)

X = Don't Care (HIGH or LOW)

HIGH Z = High Impedance State

**DC Performance Characteristics:** Over operating temperature ranges (Note 1)

Symbol	Characteristic	Min	Typ	Max	Unit	Condition	
V <sub>OL</sub>	Output LOW Voltage		0.3	0.5	V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8.0 mA	
V <sub>OH</sub>	Output HIGH Voltage	2.4			V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -5.2 mA	
V <sub>IH</sub>	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for All Inputs <sup>5</sup>	
V <sub>IL</sub>	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for All Inputs <sup>5</sup>	
I <sub>IL</sub>	Input LOW Current		-250	-400	μA	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.4 V	
I <sub>IH</sub>	Input HIGH Current		1.0	40	μA	V <sub>CC</sub> = Max, V <sub>IN</sub> = 4.5 V	
I <sub>IHB</sub>	Input Breakdown Current			1.0	mA	V <sub>CC</sub> = Max, V <sub>IN</sub> = V <sub>CC</sub>	
I <sub>OZH</sub> I <sub>OZL</sub>	Output Current (HIGH Z)		-50	50 -400	μA μA	V <sub>CC</sub> = Max, V <sub>OUT</sub> = 2.4 V V <sub>CC</sub> = Max, V <sub>OUT</sub> = 0.5 V	
V <sub>IC</sub>	Input Diode Clamp Voltage		-1.0	-1.5	V	V <sub>CC</sub> = Max, I <sub>IN</sub> = -10 mA	
I <sub>OS</sub>	Output Current Short Circuit to Ground			-70	mA	V <sub>CC</sub> = Max, Note 3	
I <sub>CC</sub>	Power Supply Current			185 200	mA	Commercial Military	V <sub>CC</sub> = Max All Inputs GND

**Notes**

- Typical values are at V<sub>CC</sub> = 5.0 V, T<sub>C</sub> = +25° C and maximum loading.
- The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
- Short circuit to ground not to exceed one second.
- t<sub>W</sub> measured at t<sub>WSA</sub> = Min. t<sub>WSA</sub> measured at t<sub>W</sub> = Min.
- Static condition only.



**Commercial****AC Performance Characteristics:**  $V_{CC} = 5.0\text{ V} \pm 5\%$ ,  $GND = 0\text{ V}$ ,  $T_C = 0^\circ\text{C to } +75^\circ\text{C}$ 



Symbol	Characteristic	A		Std		Unit	Condition
		Min	Max	Min	Max		
	<b>Read Timing</b>						
tACS	Chip Select Access Time		25		25	ns	Figures 3a, 3b, 3c
tzRCS	Chip Select to HIGH Z		25		25	ns	
tAOS	Output Enable Access Time		25		25	ns	
tzROS	Output Enable to HIGH Z		25		25	ns	
tAA	Address Access Time <sup>2</sup>		35		45	ns	
	<b>Write Timing</b>						
tw	Write Pulse Width to Guarantee Writing <sup>4</sup>	25		25		ns	Figure 4
tSO	Output Enable Setup Time	5		5		ns	
tHO	Data Enable Hold Time	5		5		ns	
twSD	Data Setup Time Prior to Write	25		25		ns	
tWHD	Data Hold Time after Write	5		5		ns	
tWSA	Address Setup Time Prior to Write <sup>4</sup>	5		5		ns	
tWHA	Address Hold Time after Write	5		5		ns	
twSCS	Chip Select Setup Time Prior to Write	5		5		ns	
tWHCS	Chip Select Hold Time after Write	5		5		ns	

**Military****AC Performance Characteristics:**  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $GND = 0\text{ V}$ ,  $T_C = -55^\circ\text{C to } +125^\circ\text{C}$ 

Symbol	Characteristic	A		Std		Unit	Condition
		Min	Max	Min	Max		
	<b>Read Timing</b>						
tACS	Chip Select Access Time		30		40	ns	Figures 3a, 3b, 3c
tzRCS	Chip Select to HIGH Z		30		40	ns	
tAOS	Output Enable Access Time		30		40	ns	
tzROS	Output Enable to HIGH Z		30		40	ns	
tAA	Address Access Time <sup>2</sup>		45		60	ns	
	<b>Write Timing</b>						
tw	Write Pulse Width to Guarantee Writing <sup>4</sup>	40		40		ns	Figure 4
tSO	Output Enable Setup Time	5		5		ns	
tHO	Data Enable Hold Time	5		5		ns	
twSD	Data Setup Time Prior to Write	50		50		ns	
tWHD	Data Hold Time after Write	10		10		ns	
tWSA	Address Setup Time Prior to Write <sup>4</sup>	10		10		ns	
tWHA	Address Hold Time after Write	10		10		ns	
twSCS	Chip Select Setup Time Prior to Write	10		10		ns	
tWHCS	Chip Select Hold Time after Write	10		10		ns	

Notes on preceding page

Fig. 1 AC Test Load Output Load



\*Includes jig and probe capacitance

Note: Load A is used for all production testing.

Fig. 2 AC Test Input Levels





Fig. 3 Read Mode Timing

### 3a Read Mode Propagation Delay from Chip Select to Output






**3b Read Mode Propagation Delay from Address to Output****3c Read Mode Propagation Delay from Output Enable**

Fig. 4 Write Mode Timing




\* These timing parameters are only necessary to guarantee High Z state during the entire write cycle

#### Notes

1. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.
2. Input voltage levels for worst case AC test are 3.0/0.0 V.

#### Ordering Information



#### Speed Selection

Blank = Standard Speed  
A = 'A' Grade

#### Packages and Outlines (See Section 9)

D = Ceramic DIP

#### Temperature Range

C = 0°C to +75°C  
M = -55°C to +125°C

#### Optional Processing

QB = Mil Std 883  
Method 5004 and 5005, Level B  
QR = Commercial Device with  
160 Hour Burn In or Equivalent

---

## Notes

---



Product Index and Selection Guide	1
Quality Assurance and Reliability	2
ECL RAMs	3
TTL RAMs	4
MOS Static RAMs	5
ECL PROMs	6
TTL PROMs	7
TTL Programmable Logic	8
Ordering Information and Package Outlines	9
Field Sales Offices	10





# F1600

## 65,536 x 1-Bit Static RAM

Memory and High Speed Logic

### Description

The F1600 is a 65,536-bit fully static asynchronous random access memory, organized as 65,536 words by 1-bit, using high-performance CMOS technology. The F1600 is based on an advanced isoplanar oxide isolation process: fully-implanted CMOS technology with sub-2 micron design rules and high-performance tantalum silicide gate electrodes. The high-density NMOS memory array and the CMOS peripheral circuits provide fast access time plus low active and standby power.


- **Single +5V Operation ( $\pm 10\%$ )**
- **Fully Static: No Clock or Timing Strobe Required**
- **Fast Access Time: 45 ns/55 ns/70 ns (Maximum)**
- **Low Power Dissipation:**
  - 70 mA Maximum (Active)**
  - 20 mA Maximum (Standby — TTL Input Levels)**
  - 5 mA Maximum (Standby — CMOS Input Levels)**
- **Directly TTL Compatible — All Inputs and Outputs**
- **Separate Data Input and Three-State Output**
- **Available in a 22-Pin DIP or LCC**
- **Polyimide Die Coat for Alpha Immunity**

### Pin Names


A <sub>0</sub> -A <sub>15</sub>	Address Inputs
$\bar{E}$	Chip Enable
$\bar{W}$	Write Enable
D	Data Input
Q	Data Output
V <sub>CC</sub>	Power (5.0 V)
GND	Ground (0 V)

### Connection Diagrams


#### 22-Pin DIP (Top View)



#### 22-Pin LCC (Top View)



### Logic Symbol



**Absolute Maximum Ratings**

Voltage on Any Input or Output Pin

With Respect to GND

-2.0 V to 7.0 V

Storage Temperature

-55° C to +150° C

Operating Temperature

0° C to +70° C

Power Dissipation

1.0 W

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


**Recommended Operating Conditions:**  $T_C = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ 

Symbol	Characteristic	Min.	Typ.	Max.	Unit
$V_{CC}$	Supply Voltage	4.5	5.0	5.5	V
$V_{IH}$	Input HIGH Voltage	2.2		6.0	V
$V_{IL}$	Input LOW Voltage	-0.5*		0.8	V

All voltages are referenced to GND pin = 0 V.

\*The device will withstand undershoots to -3.0 V of 20 ns duration. This is guaranteed by bench simulation in a DC mode, not 100% tested.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

**Functional Block Diagram**

**DC Operating Characteristics:**  $T_C = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$

Symbol	Characteristic	F1600-45			F1600-55			F1600-70			Unit	Condition
		Min	Typ.	Max	Min	Typ.	Max	Min	Typ.	Max		
$I_{IN}$	Input Leakage Current (All inputs)			$\pm 2$			$\pm 2$			$\pm 2$	$\mu\text{A}$	$V_{CC} = 5.5\text{V}$ , $V_{IN} = 0\text{V}$ to $V_{CC}$
$I_{OUT}$	Output Leakage Current (on Q)			$\pm 2$			$\pm 2$			$\pm 2$	$\mu\text{A}$	$\bar{E} = V_{IH}$ $V_{OUT} = 0\text{V}$ to $V_{CC}$
$I_{CC1}$	Operating Power Supply Current		40	70		40	70		40	70	mA	$\bar{E} = V_{IL}$ , Output Open
$I_{CC2}$	Dynamic Operating Supply Current		40	70		40	70		40	70	mA	Min. Read Cycle Time Duty Cycle = 100% Output Open
$I_{SB1}$	Standby Supply Current		5	20		5	20		5	20	mA	$\bar{E} \geq V_{IH}$ , see note 1
$I_{SB2}$	Full Standby Supply Current		0.02	5.0		0.02	5.0		0.02	5.0	mA	see note 2
$I_{OS}$	Output Current Short Circuit to Ground			-125			-125			-125	mA	$V_{CC} = 5.5\text{V}$ Duration not to Exceed 1 Second
$V_{OL}$	Output LOW Voltage			0.4			0.4			0.4	V	$I_{OL} = 8.0\text{mA}$
$V_{OH}$	Output HIGH Voltage	2.4			2.4			2.4			V	$I_{OH} = -4.0\text{mA}$

#### AC Test Conditions<sup>3</sup>

Input Pulse Levels ..... GND to 3.0 V

Input Rise and Fall Times ..... 5 ns

Input and Output Timing Reference Levels ..... 1.5 V

Output Load ..... See Figures 1 and 2


**Capacitance<sup>4</sup>**  $T_C = +25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$

Symbol	Parameter	Max.	Units	Conditions
$C_{IN}$	Input Capacitance	5	pF	$V_{IN} = 0\text{V}$
$C_{OUT}$	Output Capacitance	6	pF	$V_{OUT} = 0\text{V}$

Effective capacitance calculated from the equation

$$C = \frac{\Delta Q}{\Delta V} \text{ where } \Delta V = 3\text{V}.$$

**Figure 1 Output Load**



Notes on page 5-9

#### Truth Table


Mode	$\bar{E}$	$\bar{W}$	D	Q	Power Level
Standby	H	X	X	HIGH Z	Standby
Read	L	H	X	D	Active
Write	L	L	D	HIGH Z	Active

HIGH Z = High impedance

D = Valid data bit

X = Don't care

**Figure 2 Output Load (for  $t_{EHQZ}$ ,  $t_{ELOX}$ ,  $t_{WLQZ}$ ,  $t_{WHQX}$ )**



\*Including scope and jig.

# F1600


**AC Operating Conditions and Characteristics:** Read Cycle  $T_C = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$

No.	Symbol		Parameter	F1600-45		F1600-55		F1600-70		Unit	Notes
	Standard	Alternate		Min	Max	Min	Max	Min	Max		
1	t <sub>AVAV</sub>	t <sub>RC</sub>	Address Valid to Address Valid (Read Cycle Time)	45		55		70		ns	5,6,9
2	t <sub>AVQV</sub>	t <sub>AA</sub>	Address Valid to Output Valid (Address Access Time)		45		55		70	ns	5
3	t <sub>AXQX</sub>	t <sub>OH</sub>	Address Invalid to Output Invalid (Output Hold Time)	5		5		5		ns	
4	t <sub>ELEH</sub>	t <sub>RC</sub>	Chip Enable LOW to Chip Enable HIGH (Read Cycle Time)	45		55		70		ns	6,9
5	t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable LOW to Output Valid (Chip Enable Access Time)		45		55		70	ns	6
6	t <sub>ELQX</sub>	t <sub>LZ</sub>	Chip Enable LOW to Output Invalid (Chip Enable to Output Active)	0		0		0		ns	4
7	t <sub>EHQZ</sub>	t <sub>HZ</sub>	Chip Enable HIGH to Output High Z (Chip Disable to Output Disable)	0	20	0	25	0	30	ns	4, 10
8	t <sub>ELICCH</sub>	t <sub>PU</sub>	Chip Enable LOW to Power Up	0		0		0		ns	4
9	t <sub>EHICCL</sub>	t <sub>PD</sub>	Chip Enable HIGH to Power Down		40		40		40	ns	4


Notes on page 5-9

## Timing Waveforms

**Read Cycle 1** (Where  $\bar{E}$  is active prior to address change.  $\bar{W} = \text{HIGH}$ )



**Read Cycle 2** (Where address is valid prior to  $\bar{E}$  becoming active.  $\bar{W} = \text{HIGH}$ )




# F1600

**AC Operating Conditions and Characteristics:** Write Cycle 1  $T_C = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$

No.	Symbol		Parameter	F1600-45		F1600-55		F1600-70		Unit	Notes
	Standard	Alternate		Min	Max	Min	Max	Min	Max		
10	$t_{AVAV}$	$t_{WC}$	Address Valid to Address Valid (Write Cycle Time)	45		55		70		ns	7,8,9
11	$t_{ELWH}$	$t_{CW}$	Chip Enable to Write HIGH (Chip Enable to End of Write)	40		45		55		ns	11
12	$t_{AVWH}$	$t_{AW}$	Address Valid to Write HIGH (Address Setup to End of Write)	40		45		55		ns	11
13	$t_{WHAX}$	$t_{WR}$	Write HIGH to Address Don't Care (Address Hold After End of Write)	0		0		0		ns	11
14	$t_{WLWH}$	$t_{WP}$	Write LOW to Write HIGH (Write Pulse Width)	20		25		40		ns	11
15	$t_{AVWL}$	$t_{AS}$	Address Valid to Write LOW (Address Setup to Beginning of Write)	5		5		5		ns	11
16	$t_{DVWH}$	$t_{DW}$	Data Valid to Write HIGH (Data Setup to End of Write)	15		20		30		ns	11
17	$t_{WHDX}$	$t_{DH}$	Write HIGH to Data Don't Care (Data Hold After End of Write)	0		0		0		ns	11
18	$t_{WLQZ}$	$t_{WZ}$	Write LOW to Output High Z (Write Enable to Output Disable)	0	20	0	25	0	30	ns	4, 10
19	$t_{WHQX}$	$t_{OW}$	Write HIGH to Output Don't Care (Output Active After End of Write)	0		0		0		ns	4

Notes on page 5-9

**Write Cycle 1** ( $\overline{W}$  controlled, where  $\overline{E}$  is active prior to  $\overline{W}$  becoming active.)






**AC Operating Conditions and Characteristics:** Write Cycle 2  $T_C = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$

No.	Symbol		Parameter	F1600-45		F1600-55		F1600-70		Unit	Notes
	Standard	Alternate		Min	Max	Min	Max	Min	Max		
20	$t_{\text{AVEL}}$	$t_{\text{AS}}$	Address Valid to Chip Enable LOW (Address Set Up)	0		0		0		ns	
21	$t_{\text{ELEH}}$	$t_{\text{CW}}$	Chip Enable LOW to Chip Enable HIGH (Write Cycle Time)	45		55		70		ns	11
22	$t_{\text{EHAX}}$	$t_{\text{WR}}$	Chip Enable HIGH to Address Don't Care (Address Hold After End of Write)	0		0		0		ns	
23	$t_{\text{AVEH}}$	$t_{\text{AW}}$	Address Valid to Chip Enable HIGH (Address Setup to End of Write)	40		45		55		ns	
24	$t_{\text{ELWH}}$	$t_{\text{WP}}$	Chip Enable LOW to Write HIGH (Write Pulse Width)	30		35		40		ns	11
25	$t_{\text{DVEH}}$	$t_{\text{DW}}$	Data Valid to Chip Enable HIGH (Data Setup to End of Write)	15		20		30		ns	
26	$t_{\text{EHDX}}$	$t_{\text{DH}}$	Chip Enable HIGH to Data Don't Care (Data Hold)	0		0		0		ns	

**Write Cycle 2** ( $\bar{E}$  controlled, where  $\bar{W}$  is active prior to  $\bar{E}$  becoming active. See Note 9.)



Notes on page 5-9

# F1600

## Notes

1. This parameter is measured with  $\bar{E}$  HIGH (chip deselected) and inputs at valid TTL levels.
2. This parameter is measured with input levels either  $\geq V_{CC} - 0.2\text{ V}$  or  $\leq 0.2\text{ V}$ , including  $\bar{E}$  which must be  $\geq V_{CC} - 0.2\text{ V}$ . This condition results in significant reduction in current in the input buffer circuitry and consequently a lower overall current level.
3. Operation to specifications guaranteed 2.0 ms after  $V_{CC}$  applied.
4. This parameter is sampled and not 100% tested.
5. Read Cycle 1 assumes that Chip Enable ( $\bar{E}$ ) occurs before the addresses are valid. Timing considerations are referenced to the edges of Address Valid.
6. Read Cycle 2 assumes that Address Valid occurs prior to Chip Enable ( $\bar{E}$ ). Timing considerations are referenced to the edges of Chip Enable.
7. Since a write cycle can only occur during intervals where both  $\bar{E}$  and  $\bar{W}$  are LOW, Write Cycle 1 assumes that  $\bar{W}$  is the latter of the two signals to go LOW (active) and is also the first of the two signals to go HIGH (inactive). Consequently, timing considerations are referenced to the edges of  $\bar{W}$  rather than  $\bar{E}$ .
8. Write Cycle 2 assumes that, of the two control signals,  $\bar{E}$  and  $\bar{W}$ ,  $\bar{E}$  is the latter of the two to go LOW (active) and is also the first of the two to go HIGH (inactive). Consequently, timing considerations are referenced to the edges of  $\bar{E}$  rather than  $\bar{W}$ .
9. All READ and WRITE cycle timings are referenced from the last bit to become valid address to the first transitioning address.
10. Transition to high impedance state is measured  $\pm 500\text{ mV}$  from steady state voltage with specified loading in Figure 2. This parameter is sampled, not 100% tested.
11. Since Write Enable ( $\bar{W}$ ) is gated internally with Chip Enable ( $\bar{E}$ ), the value of  $\bar{W}$  during periods where  $\bar{E}$  is HIGH is irrelevant (i.e., don't care). Thus, whenever  $\bar{W}$  transitions to the LOW state prior to  $\bar{E}$ , all timing references will be to the falling edge of  $\bar{E}$  rather than  $\bar{W}$ . Similarly, whenever  $\bar{E}$  transitions to the HIGH state prior to  $\bar{W}$ , all timing references will be to the rising edge of  $\bar{E}$  rather than  $\bar{W}$ .
12. Input pulse levels 0 to 3.0 Volts.
13. Input rise and fall times are assumed to be 5 ns. Timing measurement reference levels are 1.5 Volts.
14. Rise and fall times should not exceed 45 ns.

## Ordering Information

Part Number	Access Time	Temperature Range	Package	Order Code
F1600-45	45 ns	0°C to + 70°C	Side-brazed	1600DC45
F1600-45	45 ns	0°C to + 70°C	Leadless Chip Carrier	1600LC45
F1600-45	45 ns	0°C to + 70°C	Plastic DIP	1600PC45
F1600-55	55 ns	0°C to + 70°C	Side-brazed	1600DC55
F1600-55	55 ns	0°C to + 70°C	Leadless Chip Carrier	1600LC55
F1600-55	55 ns	0°C to + 70°C	Plastic DIP	1600PC55
F1600-70	70 ns	0°C to + 70°C	Side-brazed	1600DC70
F1600-70	70 ns	0°C to + 70°C	Leadless Chip Carrier	1600LC70
F1600-70	70 ns	0°C to + 70°C	Plastic DIP	1600PC70



# F1600

## 65,536 x 1-Bit Static RAM

### Military Temperature Range

Memory and High Speed Logic

#### Description


The F1600 is a 65,536-bit fully static asynchronous random access memory, organized as 65,536 words by 1-bit, using high-performance CMOS technology. The F1600 is based on an advanced isoplanar oxide isolation process: fully-implanted CMOS technology with sub-2 micron design rules and high-performance tantalum silicide gate electrodes. The high-density NMOS memory array and the CMOS peripheral circuits provide fast access time plus low active and standby power.

- **Single +5V Operation ( $\pm 10\%$ )**
- **Fully Static: No Clock or Timing Strobe Required**
- **Fast Access Time: 55 ns/70 ns (Maximum)**
- **Specifications Guaranteed Over Full Military Temperature Range ( $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ )**
- **Low Power Dissipation :**
  - 70 mA Maximum (Active)**
  - 20 mA Maximum (Standby — TTL Input Levels)**
  - 9 mA Maximum (Standby — CMOS Input Levels)**
- **Directly TTL Compatible — All Inputs and Outputs**
- **Separate Data Input and Three-State Output**
- **Available in a 22-Pin DIP or LCC**
- **Polyimide Die Coat for Alpha Immunity**

#### Pin Names


A <sub>0</sub> -A <sub>15</sub>	Address Inputs
$\overline{\text{E}}$	Chip Enable
$\overline{\text{W}}$	Write Enable
D	Data Input
Q	Data Output
V <sub>CC</sub>	Power (5.0 V)
GND	Ground (0 V)

#### Logic Symbol




#### Connection Diagrams

##### 22-Pin DIP (Top View)



##### 22-Pin LCC (Top View)



# F1600

## Military Temperature Range

### Absolute Maximum Ratings

Voltage on Any Input or Output Pin  
With Respect to GND

-2.0 V to 7.0 V

Storage Temperature Range

-65°C to +150°C

Operating Temperature Range

-55°C to +125°C

Power Dissipation

1.0 W

Maximum Junction Temperature ( $T_J$ )

+150°C

Thermal Resistance, Junction to Case

15°C/W

( $\theta_{JC}$ ): Case (Side-Brazed DIP)

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating condition for extended periods may affect device reliability.

Recommended Operating Conditions:  $T_C = -55^\circ\text{C}$  to  $+125^\circ\text{C}$


Symbol	Characteristic	Min.	Typ.	Max.	Unit
$V_{CC}$	Supply Voltage	4.5	5.0	5.5	V
$V_{IH}$	Input HIGH Voltage	2.2		6.0	V
$V_{IL}$	Input LOW Voltage	-0.5*		0.8	V

All voltages are referenced to GND pin = 0 V.

\*The device will withstand undershoots to -3.0 V of 20 ns duration. This is guaranteed by bench simulation in a DC mode, not 100% tested.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

### Functional Block Diagram



# F1600

## Military Temperature Range

**DC Operating Characteristics:**  $T_C = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$

Symbol	Characteristic	F1600-55		F1600-70		Unit	Condition
		Min	Max	Min	Max		
$I_{IN}$	Input Leakage Current (All inputs)		$\pm 5$		$\pm 5$	$\mu\text{A}$	$V_{CC} = 5.5\text{V}$ , $V_{IN} = 0\text{V}$ and $5.5\text{V}$
$I_{OUT}$	Output Leakage Current (on Q)		$\pm 10$		$\pm 10$	$\mu\text{A}$	$\bar{E} = V_{IH}$ , $V_{OUT} = 0\text{V}$ and $5.5\text{V}$
$I_{CC1}$	Operating Power Supply Current		70		70	$\text{mA}$	$\bar{E} = V_{IL}$ , Output Open
$I_{CC2}$	Dynamic Operating Supply Current		70		70	$\text{mA}$	Min. Read Cycle Time Duty Cycle = 100% Output Open
$I_{SB1}$	Standby Supply Current		20		20	$\text{mA}$	$\bar{E} \geq V_{IH}$ , see note 1
$I_{SB2}$	Full Standby Supply Current		9.0		9.0	$\text{mA}$	see note 2
$I_{OS}$	Output Current Short Circuit to Ground		-135		-135	$\text{mA}$	$V_{CC} = 5.5\text{V}$ Duration not to Exceed 1 Second
$V_{OL}$	Output LOW Voltage		0.4		0.4	$\text{V}$	$I_{OL} = 8.0\text{mA}$
$V_{OH}$	Output HIGH Voltage	2.4		2.4		$\text{V}$	$I_{OH} = -4.0\text{mA}$

### AC Test Conditions<sup>3</sup>

Input Pulse Levels ..... GND to 3.0 V  
 Input Rise and Fall Times ..... 5 ns  
 Input and Output Timing Reference Levels ..... 1.5 V  
 Output Load ..... See Figures 1 and 2


### Capacitance<sup>4</sup> $T_C = +25^\circ\text{C}$ , $f = 1.0\text{MHz}$

Symbol	Parameter	Max.	Units	Conditions
$C_{IN}$	Input Capacitance	5	pF	$V_{IN} = 0\text{V}$
$C_{OUT}$	Output Capacitance	6	pF	$V_{OUT} = 0\text{V}$

Effective capacitance calculated from the equation

$$C = \frac{\Delta Q}{\Delta V} \text{ where } \Delta V = 3\text{V}.$$

**Figure 1 Output Load**



Notes on page 5-16

### Truth Table<sup>5</sup>


Mode	$\bar{E}$	$\bar{W}$	D	Q	Power Level
Standby	H	X	X	HIGH Z	Standby
Read	L	H	X	D	Active
Write	L	L	D	HIGH Z	Active

HIGH Z - High impedance

D - Valid data bit

X - Don't care

**Figure 2 Output Load (for  $t_{EHQZ}$ ,  $t_{ELQX}$ ,  $t_{WLQX}$ ,  $t_{WHQX}$ )**



<sup>5</sup>Including scope and jig.

# F1600

## Military Temperature Range


**AC Operating Conditions and Characteristics:** Read Cycle  $T_C = -55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$

No.	Symbol		Parameter	F1600-55		F1600-70		Unit	Notes
	Standard	Alternate		Min	Max	Min	Max		
1	$t_{AVAV}$	$t_{RC}$	Address Valid to Address Valid (Read Cycle Time)	55		70		ns	6,7,10
2	$t_{AVQV}$	$t_{AA}$	Address Valid to Output Valid (Address Access Time)		55		70	ns	6
3	$t_{AXQX}$	$t_{OH}$	Address Invalid to Output Invalid (Output Hold Time)	5		5		ns	
4	$t_{ELEH}$	$t_{RC}$	Chip Enable LOW to Chip Enable HIGH (Read Cycle Time)	55		70		ns	7,10
5	$t_{ELQV}$	$t_{ACS}$	Chip Enable LOW to Output Valid (Chip Enable Access Time)		55		70	ns	7
6	$t_{ELQX}$	$t_{LZ}$	Chip Enable LOW to Output Invalid (Chip Enable to Output Active)	0		0		ns	4
7	$t_{EHQZ}$	$t_{HZ}$	Chip Enable HIGH to Output High Z (Chip Disable to Output Disable)	0	35	0	40	ns	4, 11
8	$t_{ELICCH}$	$t_{PU}$	Chip Enable LOW to Power Up	0		0		ns	4
9	$t_{EHICCL}$	$t_{PD}$	Chip Enable HIGH to Power Down		45		45	ns	4


Notes on page 5-16

### Timing Waveforms

**Read Cycle 1** (Where  $\bar{E}$  is active prior to address change.  $\bar{W} = \text{HIGH}$ )



**Read Cycle 2** (Where address is valid prior to  $\bar{E}$  becoming active.  $\bar{W} = \text{HIGH}$ )



# F1600


## Military Temperature Range

**AC Operating Conditions and Characteristics:** Write Cycle 1  $T_C = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$

No.	Symbol		Parameter	F1600-55		F1600-70		Unit	Notes
	Standard	Alternate		Min	Max	Min	Max		
10	$t_{AVAV}$	$t_{WC}$	Address Valid to Address Valid (Write Cycle Time)	55		70		ns	8,9,10
11	$t_{ELWH}$	$t_{CW}$	Chip Enable to Write HIGH (Chip Enable to End of Write)	50		55		ns	12
12	$t_{AVWH}$	$t_{AW}$	Address Valid to Write HIGH (Address Setup to End of Write)	50		55		ns	12
13	$t_{WHAX}$	$t_{WR}$	Write HIGH to Address Don't Care (Address Hold After End of Write)	5		5		ns	12
14	$t_{WLWH}$	$t_{WP}$	Write LOW to Write HIGH (Write Pulse Width)	35		40		ns	12
15	$t_{AVWL}$	$t_{AS}$	Address Valid to Write LOW (Address Setup to Beginning of Write)	15		15		ns	12
16	$t_{DVWH}$	$t_{DW}$	Data Valid to Write HIGH (Data Setup to End of Write)	25		30		ns	12
17	$t_{WHDX}$	$t_{DH}$	Write HIGH to Data Don't Care (Data Hold After End of Write)	5		5		ns	12
18	$t_{WLQZ}$	$t_{WZ}$	Write LOW to Output High Z (Write Enable to Output Disable)	0	30	0	35	ns	4, 11
19	$t_{WHQZ}$	$t_{OW}$	Write HIGH to Output Don't Care (Output Active After End of Write)	0		0		ns	4

Notes on page 5-16

**Write Cycle 1** ( $\overline{W}$  controlled, where  $\overline{E}$  is active prior to  $\overline{W}$  becoming active.)





# F1600


## Military Temperature Range

**AC Operating Conditions and Characteristics:** Write Cycle 2  $T_C = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$

No.	Symbol		Parameter	F1600-55		F1600-70		Unit	Notes
	Standard	Alternate		Min	Max	Min	Max		
20	$t_{\text{AVEL}}$	$t_{\text{AS}}$	Address Valid to Chip Enable LOW (Address Set Up)	5		5		ns	
21	$t_{\text{ELEH}}$	$t_{\text{CW}}$	Chip Enable LOW to Chip Enable HIGH (Write Cycle Time)	55		70		ns	12
22	$t_{\text{EHAX}}$	$t_{\text{WR}}$	Chip Enable HIGH to Address Don't Care (Address Hold After End of Write)	5		5		ns	
23	$t_{\text{AVEH}}$	$t_{\text{AW}}$	Address Valid to Chip Enable HIGH (Address Setup to End of Write)	50		65		ns	
24	$t_{\text{ELWH}}$	$t_{\text{WP}}$	Chip Enable LOW to Write HIGH (Write Pulse Width)	35		40		ns	12
25	$t_{\text{DVEH}}$	$t_{\text{DW}}$	Data Valid to Chip Enable HIGH (Data Setup to End of Write)	25		30		ns	
26	$t_{\text{EHDX}}$	$t_{\text{DH}}$	Chip Enable HIGH to Data Don't Care (Data Hold)	5		5		ns	

5

**Write Cycle 2** ( $\overline{E}$  controlled, where  $\overline{W}$  is active prior to  $\overline{E}$  becoming active. See Note 9.)



# F1600

## Military Temperature Range

### Notes

1. This parameter is measured with Chip Enable ( $\overline{E}$ ) HIGH and inputs at valid TTL levels (0.5 V and 2.5 V).
2. This parameter is measured with input levels either  $\geq V_{CC} - 0.2$  V or  $\leq 0.2$  V, including  $\overline{E}$  which must be  $\geq V_{CC} - 0.2$  V. This condition results in significant reduction in current in the input buffer circuitry and consequently a lower overall current level.
3. Operation to specifications guaranteed 2.0 ms after  $V_{CC}$  applied.
4. This parameter value is based on initial design qualification and is also verified on every design change. These are not tested in production.
5. Function test performed with the following input conditions:  $V_{IL} = 0.4$  V and  $V_{IH} = 2.4$ .
6. Read Cycle 1 assumes that Chip Enable ( $\overline{E}$ ) occurs before the addresses are valid. Timing considerations are referenced to the edges of Address Valid.
7. Read Cycle 2 assumes that Address Valid occurs prior to Chip Enable ( $\overline{E}$ ). Timing considerations are referenced to the edges of Chip Enable.
8. Since a write cycle can only occur during intervals where both  $\overline{E}$  and  $\overline{W}$  are LOW, Write Cycle 1 assumes that  $\overline{W}$  is the latter of the two signals to go LOW (active) and is also the first of the two signals to go HIGH (inactive). Consequently, timing considerations are referenced to the edges of  $\overline{W}$  rather than  $\overline{E}$ .
9. Write Cycle 2 assumes that, of the two control signals,  $\overline{E}$  and  $\overline{W}$ ,  $\overline{E}$  is the latter of the two to go LOW (active) and is also the first of the two to go HIGH (inactive). Consequently, timing considerations are referenced to the edges of  $\overline{E}$  rather than  $\overline{W}$ .
10. All READ and WRITE cycle timings are referenced from the last bit to become valid address to the first transitioning address.
11. Transition to high impedance state is measured  $\pm 500$  mV from steady state voltage with specified loading in Figure 2.
12. Since Write Enable ( $\overline{W}$ ) is gated internally with Chip Enable ( $\overline{E}$ ), the value of  $\overline{W}$  during periods where  $\overline{E}$  is HIGH is irrelevant (i.e., don't care). Thus, whenever  $\overline{W}$  transitions to the LOW state prior to  $\overline{E}$ , all timing references will be to the falling edge of  $\overline{E}$  rather than  $\overline{W}$ . Similarly, whenever  $\overline{E}$  transitions to the HIGH state prior to  $\overline{W}$ , all timing references will be to the rising edge of  $\overline{E}$  rather than  $\overline{W}$ .
13. Input pulse levels 0 to 3.0 Volts.
14. Input rise and fall times are assumed to be 5 ns. Timing measurement reference levels are 1.5 Volts.
15. Rise and fall times should not exceed 45 ns.

### Ordering Information

Part Number	Access Time	Temperature Range	Package	Order Code
F1600-55	55 ns	-55°C to +125°C	Side-brazed	1600 DMQB 55
F1600-55	55 ns	-55°C to +125°C	Leadless Chip Carrier	1600 LMQB 55
F1600-70	70 ns	-55°C to +125°C	Side-brazed	1600 DMQB 70
F1600-70	70 ns	-55°C to +125°C	Leadless Chip Carrier	1600 LMQB 70



# F1601

## 65,536 x 1-Bit Static RAM

### Data Retention Version

#### Description

The F 1601 is a 65,536-bit fully static asynchronous random access memory, organized as 65,536 words by 1-bit, using high-performance CMOS technology. The F1601 is based on an advanced isoplanar oxide isolation process; fully-implanted CMOS technology with sub-2 micron design rules and high-performance tantalum silicide gate electrodes. The high-density NMOS memory array and the CMOS peripheral circuits provide fast access time plus low active and standby power.


- **Single +5V Operation ( $\pm 10\%$ )**
- **Fast Access Time: 45 ns/55 ns/70 ns (Maximum)**
- **Power Dissipation (Normal Operation):**
  - 70 mA Maximum (Active)
  - 20 mA Maximum (Standby — TTL Input Levels)
  - 2 mA Maximum (Standby — CMOS Input Levels)
- **Data Retention Supply Voltage**
  - 2.0V to 5.5V
- **Low Power Dissipation (Data Retention)**
  - $I_{CCDR} = 50 \mu A$  Maximum ( $2.0 V \leq V_{DR} \leq 3.0 V$ )
- **Fully Static: No Clock or Timing Strobe Required**
- **Directly TTL Compatible — All Inputs and Outputs**
- **Separate Data Input and Three-State Output**
- **Available in a 22-Pin DIP or LCC**
- **Polyimide Die Coat for Alpha Immunity**

#### Pin Names


A <sub>0</sub> -A <sub>15</sub>	Address Inputs
$\bar{E}$	Chip Enable
$\bar{W}$	Write Enable
D	Data Input
Q	Data Output
V <sub>CC</sub>	Power (5.0 V)
GND	Ground (0 V)

#### Connection Diagrams


##### 22-Pin DIP (Top View)



##### 22-Pin LCC (Top View)



#### Logic Symbol



**Absolute Maximum Ratings**

Voltage on Any Input or Output Pin

With Respect to GND

-2.0V to +7.0V

Storage Temperature

-55°C to +150°C

Operating Temperature

0°C to +70°C

Power Dissipation

1.0W

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


**Recommended Operating Conditions:**  $T_C = 0^\circ\text{C to } +70^\circ\text{C}$ 

Symbol	Characteristic	Min.	Typ.	Max.	Unit
$V_{CC}$	Supply Voltage	4.5	5.0	5.5	V
$V_{IH}$	Input HIGH Voltage	2.2		6.0	V
$V_{IL}$	Input LOW Voltage	-0.5*		0.8	V

All voltages are referenced to GND pin = 0 V.

\*The device will withstand undershoots to -3.0 V of 20 ns duration. This is guaranteed by bench simulation in a DC mode, not 100% tested.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

**Functional Block Diagram**

# F1601

**DC Operating Characteristics:**  $T_C = 0^\circ\text{C to } +70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$

Symbol	Characteristic	F1601-45			F1601-55			F1601-70			Unit	Condition
		Min	Typ.	Max	Min	Typ.	Max	Min	Typ.	Max		
$I_{IN}$	Input Leakage Current (All inputs)			$\pm 2$			$\pm 2$			$\pm 2$	$\mu\text{A}$	$V_{CC} = 5.5\text{ V}$ , $V_{IN} = 0\text{ V to } V_{CC}$
$I_{OUT}$	Output Leakage Current (on Q)			$\pm 2$			$\pm 2$			$\pm 2$	$\mu\text{A}$	$\bar{E} = V_{IH}$ $V_{OUT} = 0\text{ V to } V_{CC}$
$I_{CC1}$	Operating Power Supply Current		40	70		40	70		40	70	mA	$\bar{E} = V_{IL}$ , Output Open
$I_{CC2}$	Dynamic Operating Supply Current		40	70		40	70		40	70	mA	Min. Read Cycle Time Duty Cycle = 100% Output Open
$I_{SB1}$	Standby Supply Current		5	20		5	20		5	20	mA	$\bar{E} \geq V_{IH}$ , see note 1
$I_{SB2}$	Full Standby Supply Current		0.02	2.0		0.02	2.0		0.02	2.0	mA	see note 2
$I_{OS}$	Output Current Short Circuit to Ground			-125			-125			-125	mA	$V_{CC} = 5.5\text{ V}$ Duration not to Exceed 1 Second
$V_{OL}$	Output LOW Voltage			0.4			0.4			0.4	V	$I_{OL} = 8.0\text{ mA}$
$V_{OH}$	Output HIGH Voltage	2.4			2.4			2.4			V	$I_{OH} = -4.0\text{ mA}$

## AC Test Conditions<sup>3</sup>

Input Pulse Levels ..... GND to 3.0 V  
Input Rise and Fall Times ..... 5 ns  
Input and Output Timing Reference Levels ..... 1.5 V  
Output Load ..... See Figures 1 and 2


**Capacitance<sup>4</sup>:**  $T_C = +25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$

Symbol	Parameter	Max.	Units	Conditions
$C_{IN}$	Input Capacitance	5	pF	$V_{IN} = 0\text{ V}$
$C_{OUT}$	Output Capacitance	6	pF	$V_{OUT} = 0\text{ V}$

Effective capacitance calculated from the equation

$$C = \frac{\Delta Q}{\Delta V} \text{ where } \Delta V = 3\text{ V.}$$

**Figure 1 Output Load**



Notes on page 5-23

## Truth Table


Mode	$\bar{E}$	$\bar{W}$	D	Q	Power Level
Standby	H	X	X	HIGH Z	Standby
Read	L	H	X	D	Active
Write	L	L	D	HIGH Z	Active

HIGH Z = High impedance

D = Valid data bit

X = Don't care

**Figure 2 Output Load (for  $t_{EHQZ}$ ,  $t_{ELQX}$ ,  $t_{WLQZ}$ ,  $t_{WHQX}$ )**



\*Including scope and jig.


## AC Operating Conditions and Characteristics: Read Cycle $T_C = 0^\circ\text{C}$ to $+70^\circ\text{C}$ , $V_{CC} = 5.0\text{V} \pm 10\%$

No.	Symbol		Parameter	F1601-45		F1601-55		F1601-70		Unit	Notes
	Standard	Alternate		Min	Max	Min	Max	Min	Max		
1	$t_{AVAV}$	$t_{RC}$	Address Valid to Address Valid (Read Cycle Time)	45		55		70		ns	5,6,9
2	$t_{AVQV}$	$t_{AA}$	Address Valid to Output Valid (Address Access Time)		45		55		70	ns	5
3	$t_{AXQX}$	$t_{OH}$	Address Invalid to Output Invalid (Output Hold Time)	5		5		5		ns	
4	$t_{ELEH}$	$t_{RC}$	Chip Enable LOW to Chip Enable HIGH (Read Cycle Time)	45		55		70		ns	6,9
5	$t_{ELQV}$	$t_{ACS}$	Chip Enable LOW to Output Valid (Chip Enable Access Time)		45		55		70	ns	6
6	$t_{ELQX}$	$t_{LZ}$	Chip Enable LOW to Output Invalid (Chip Enable to Output Active)	0		0		0		ns	4
7	$t_{EHQZ}$	$t_{HZ}$	Chip Enable HIGH to Output High Z (Chip Disable to Output Disable)	0	20	0	25	0	30	ns	4, 10
8	$t_{ELICCH}$	$t_{PU}$	Chip Enable LOW to Power Up	0		0		0		ns	4
9	$t_{EHICCL}$	$t_{PD}$	Chip Enable HIGH to Power Down		40		40		40	ns	4


Notes on page 5-23

### Timing Waveforms

**Read Cycle 1** (Where  $\bar{E}$  is active prior to address change.  $\bar{W} = \text{HIGH}$ )




**Read Cycle 2** (Where address is valid prior to  $\bar{E}$  becoming active.  $\bar{W} = \text{HIGH}$ )



**AC Operating Conditions and Characteristics:** Write Cycle 1  $T_C = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ 

No.	Symbol		Parameter	F1601-45		F1601-55		F1601-70		Unit	Notes
	Standard	Alternate		Min	Max	Min	Max	Min	Max		
10	$t_{AVAV}$	$t_{WC}$	Address Valid to Address Valid (Write Cycle Time)	45		55		70		ns	7,8,9
11	$t_{ELWH}$	$t_{CW}$	Chip Enable to Write HIGH (Chip Enable to End of Write)	40		45		55		ns	11
12	$t_{AVWH}$	$t_{AW}$	Address Valid to Write HIGH (Address Setup to End of Write)	40		45		55		ns	11
13	$t_{WHAX}$	$t_{WR}$	Write HIGH to Address Don't Care (Address Hold After End of Write)	0		0		0		ns	11
14	$t_{WLWH}$	$t_{WP}$	Write LOW to Write HIGH (Write Pulse Width)	20		25		40		ns	11
15	$t_{AVWL}$	$t_{AS}$	Address Valid to Write LOW (Address Setup to Beginning of Write)	5		5		5		ns	11
16	$t_{DVWH}$	$t_{DW}$	Data Valid to Write HIGH (Data Setup to End of Write)	15		20		30		ns	11
17	$t_{WHDX}$	$t_{DH}$	Write HIGH to Data Don't Care (Data Hold After End of Write)	0		0		0		ns	11
18	$t_{WLQZ}$	$t_{WZ}$	Write LOW to Output High Z (Write Enable to Output Disable)	0	20	0	25	0	30	ns	4, 10
19	$t_{WHQX}$	$t_{OW}$	Write HIGH to Output Don't Care (Output Active After End of Write)	0		0		0		ns	4

Notes on page 5-23


**Write Cycle 1** ( $\bar{W}$  controlled, where  $\bar{E}$  is active prior to  $\bar{W}$  becoming active.)



## AC Operating Conditions and Characteristics: Write Cycle $T_C = 0^\circ\text{C}$ to $+70^\circ\text{C}$ , $V_{CC} = 5.0\text{V} \pm 10\%$

No.	Symbol		Parameter	F1601-45		F1601-55		F1601-70		Unit	Notes
	Standard	Alternate		Min	Max	Min	Max	Min	Max		
20	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Valid to Chip Enable LOW (Address Set UP)	0		0		0		ns	
21	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable LOW to Chip Enable HIGH (Write Cycle Time)	45		55		70		ns	11
22	t <sub>EHAX</sub>	t <sub>WR</sub>	Chip Enable HIGH to Address Don't Care (Address Hold After End of Write)	0		0		0		ns	
23	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Valid to Chip Enable HIGH (Address Setup to End of Write)	40		45		55		ns	
24	t <sub>ELWH</sub>	t <sub>WP</sub>	Chip Enable LOW to Write HIGH (Write Pulse Width)	30		35		40		ns	11
25	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Valid to Chip Enable HIGH (Data Setup to End of Write)	15		20		30		ns	
26	t <sub>EHDX</sub>	t <sub>DH</sub>	Chip Enable HIGH to Data Don't Care (Data Hold)	0		0		0		ns	

**Write Cycle 2** ( $\bar{E}$  controlled, where  $\bar{W}$  is active prior to  $\bar{E}$  becoming active. See Note 9.)






**Data Retention Characteristics:**  $T_C = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 3.0\text{V}$  to  $5.5\text{V}$

Symbol	Parameter	Conditions	Min.	Max.	Unit	Notes
$V_{DR}$	$V_{CC}$ Voltage for Data Retention	$V_{CC} - 0.2\text{ V} \leq \bar{E} \leq V_{CC} + 0.5$ $V_{CC} - 0.2\text{ V} \leq V_{IN} \leq V_{CC} + 0.5\text{ V}$ or $V_{SS} - 0.5\text{ V} \leq V_{IN} \leq V_{SS} + 0.5\text{ V}$	2.0	5.5	V	
$I_{CCDR}$	Data Retention Current	$V_{DR} = 3.0\text{ V}$ $T_C = 0^\circ\text{C}$ to $+70^\circ\text{C}$		50	$\mu\text{A}$	15
$t_{CDR}$	Chip Disable to Data Retention Time		0		ns	
$t_R$	Recovery Time		$t_{AVAV}$		ns	14

#### Data Retention Waveform



#### Notes

1. This parameter is measured with  $\bar{E}$  HIGH (chip deselected) and inputs at valid TTL levels.
2. This parameter is measured with Address,  $\bar{W}$  and D inputs all satisfying one of two conditions:  $V_{CC} - 0.2\text{ V} \leq V_{IN} \leq V_{CC} + 0.5\text{ V}$  or  $V_{SS} - 0.5\text{ V} \leq V_{IN} \leq V_{SS} + 0.2\text{ V}$ . In addition, the Enable input must be  $V_{CC} - 0.2\text{ V} \leq \bar{E} \leq V_{CC} + 0.5\text{ V}$ . This condition results in significant reduction in current in the input buffer circuitry and consequently a lower overall current level.
3. Operation to specifications guaranteed 2.0 ms after  $V_{CC}$  applied.
4. This parameter is sampled and not 100% tested.
5. Read Cycle 1 assumes that Chip Enable ( $\bar{E}$ ) occurs before the addresses are valid. Timing considerations are referenced to the edges of Address Valid.
6. Read Cycle 2 assumes that Address Valid occurs prior to Chip Enable ( $\bar{E}$ ). Timing considerations are referenced to the edges of Chip Enable.
7. Since a write cycle can only occur during intervals where both  $\bar{E}$  and  $\bar{W}$  are LOW, Write Cycle 1 assumes that  $\bar{W}$  is the latter of the two signals to go LOW (active) and is also the first of the two signals to go HIGH (inactive). Consequently, timing considerations are referenced to the edges of  $\bar{W}$  rather than  $\bar{E}$ .
8. Write Cycle 2 assumes that, of the two control signals,  $\bar{E}$  and  $\bar{W}$ ,  $\bar{E}$  is the latter of the two to go LOW (active) and is also the first of the two to go HIGH (inactive). Consequently, timing considerations are referenced to the edges of  $\bar{E}$  rather than  $\bar{W}$ .
9. All READ and WRITE cycle timings are referenced from the last bit to become valid address to the first transitioning address.
10. Transition to high impedance state to measured  $\pm 500\text{ mV}$  from steady state voltage with specified loading in Figure 2. This parameter is sampled not 100% tested.
11. Since Write Enable ( $\bar{W}$ ) is gated internally with Chip Enable ( $\bar{E}$ ), the value of  $\bar{W}$  during periods where  $\bar{E}$  is HIGH is irrelevant (i.e., don't care). Thus whenever  $\bar{W}$  transitions to the LOW state prior to  $\bar{E}$ , all timing references will be to the falling edge of  $\bar{E}$  rather than  $\bar{W}$ . Similarly, whenever  $\bar{E}$  transitions to the HIGH state prior to  $\bar{W}$ , all timing references will be to the rising edge of  $\bar{E}$  rather than  $\bar{W}$ .
12. Input pulse levels 0 to 3.0 Volts.
13. Input rise and fall times are assumed to be 5 ns. Timing measurement reference levels are 1.5 Volts.
14.  $T_{AVAV}$  = Read Cycle Timing.
15.  $V_{CC} - 0.2\text{ V} \leq \bar{E} \leq V_{CC} + 0.5\text{ V}$ .  $V_{CC} - 0.2\text{ V} \leq V_{IN} \leq V_{CC} + 0.5\text{ V}$  or  $V_{SS} - 0.5\text{ V} \leq V_{IN} \leq V_{SS} + 0.5\text{ V}$
16. Rise and fall times should not exceed 45 ns.

## F1601

### Ordering Information

Part Number	Access Time	Temperature Range	Package	Order Code
F1601-45	45 ns	0°C to + 70°C	Side-brazed	1601DC45
F1601-45	45 ns	0°C to + 70°C	Leadless Chip Carrier	1601LC45
F1601-45	45 ns	0°C to + 70°C	Plastic DIP	1601PC45
F1601-55	55 ns	0°C to + 70°C	Side-brazed	1601DC55
F1601-55	55 ns	0°C to + 70°C	Leadless Chip Carrier	1601LC55
F1601-55	55 ns	0°C to + 70°C	Plastic DIP	1601PC55
F1601-70	70 ns	0°C to + 70°C	Side-brazed	1601DC70
F1601-70	70 ns	0°C to + 70°C	Leadless Chip Carrier	1601LC70
F1601-70	70 ns	0°C to + 70°C	Plastic DIP	1601PC70

## F1601

### 65,536 x 1-Bit Static RAM

#### Data Retention Version

#### Military Temperature Range

Memory & High Speed Logic

#### Description

The F1601 is a 65,536-bit fully static asynchronous random access memory, organized as 65,536 words by 1-bit, using high-performance CMOS technology. The F1601 is based on an advanced isoplanar oxide isolation process: fully-implanted CMOS technology with sub-2 micron design rules and high-performance tantalum silicide gate electrodes. The high-density NMOS memory array and the CMOS peripheral circuits provide fast access time plus low active and standby power.


- **Single +5V Operation ( $\pm 10\%$ )**
- **Fast Access Time: 55 ns/70 ns (Maximum)**
- **Power Dissipation (Normal Operation):**
  - 70 mA Maximum (Active)
  - 20 mA Maximum (Standby — TTL Input Levels)
  - 9 mA Maximum (Standby — CMOS Input Levels)
- **Data Retention Supply Voltage**
  - 2.0V to 5.5V
- **Low Power Dissipation (Data Retention)**
  - $I_{CCDR} = 200 \mu A$  Maximum ( $V_{DR} = 2.0V$ )
  - $I_{CCDR} = 400 \mu A$  Maximum ( $V_{DR} = 3.0V$ )
- **Fully Static: No Clock or Timing Strobe Required**
- **Specifications Guaranteed Over Full Military Temperature Range ( $-55^\circ C$  to  $+125^\circ C$ )**
- **Directly TTL Compatible — All Inputs and Outputs**
- **Separate Data Input and Three-State Output**
- **Available in a 22-Pin DIP or LCC**
- **Polyimide Die Coat for Alpha Immunity**

#### Pin Names


A <sub>0</sub> -A <sub>15</sub>	Address Inputs
$\bar{E}$	Chip Enable
$\bar{W}$	Write Enable
D	Data Input
Q	Data Output
V <sub>CC</sub>	Power (5.0 V)
GND	Ground (0 V)

#### Connection Diagrams


##### 22-Pin DIP (Top View)



##### 22-Pin LCC (Top View)



#### Logic Symbol



# F1601

## Military Temperature Range

### Absolute Maximum Ratings

Voltage on Any Input or Output Pin With Respect to GND	-2.0V to 7.0V
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-55°C to +125°C
Power Dissipation	1.0W
Maximum Junction Temperature (T <sub>J</sub> )	+150°C
Thermal Resistance, Junction to Case ( $\theta_{JC}$ ): Case (Side-Brazed DIP)	15°C/W

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Recommended Operating Conditions: T<sub>C</sub> = -55°C to +125°C


Symbol	Characteristic	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input HIGH Voltage	2.2		6.0	V
V <sub>IL</sub>	Input LOW Voltage	-0.5*		0.8	V

All voltages are referenced to GND pin = 0 V.

\*The device will withstand undershoots to -3.0 V of 20 ns durations. This is guaranteed by bench simulation in a DC mode, not 100% tested.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

### Functional Block Diagram



# F1601

## Military Temperature Range

**DC Characteristics:**  $T_C = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$

Symbol	Characteristic	F1601-55		F1601-70		Unit	Condition
		Min.	Max.	Min.	Max.		
$I_{IN}$	Input Leakage Current (All inputs)		$\pm 5$		$\pm 5$	$\mu\text{A}$	$V_{CC} = 5.5\text{ V}$ , $V_{IN} = 0\text{ V}$ and $5.5\text{ V}$
$I_{OUT}$	Output Leakage Current (on Q)		$\pm 10$		$\pm 10$	$\mu\text{A}$	$\bar{E} = V_{IH}$ $V_{OUT} = 0\text{ V}$ and $5.5\text{ V}$
$I_{CC1}$	Operating Power Supply Current		70		70	mA	$\bar{E} = V_{IL}$ Output Open
$I_{CC2}$	Dynamic Operating Supply Current		70		70	mA	Min. Read Cycle Time Duty Cycle = 100% Output Open
$I_{SB1}$	Standby Supply Current		20		20	mA	$\bar{E} \geq V_{IH}$ , see note 1
$I_{SB2}$	Full Standby Supply Current		9.0		9.0	mA	see note 2
$I_{OS}$	Output Current Short Circuit to Ground		-135		-135	mA	$V_{CC} = 5.5\text{ V}$ Duration not to Exceed 1 Second
$V_{OL}$	Output LOW Voltage		0.4		0.4	V	$I_{OL} = 8.0\text{ mA}$
$V_{OH}$	Output HIGH Voltage	2.4		2.4		V	$I_{OH} = -4.0\text{ mA}$

### AC Test Conditions<sup>3</sup>

Input Pulse Levels ..... GND to 3.0 V  
 Input Rise and Fall Times ..... 5 ns  
 Input and Output Timing Reference Levels ..... 1.5 V  
 Output Load ..... See Figures 1 and 2


**Capacitance<sup>4</sup>:**  $T_C = +25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$

Symbol	Parameter	Max.	Units	Conditions
$C_{IN}$	Input Capacitance	5	pF	$V_{IN} = 0\text{ V}$
$C_{OUT}$	Output Capacitance	6	pF	$V_{OUT} = 0\text{ V}$

Effective capacitance calculated from the equation

$$C = \frac{\Delta Q}{\Delta V} \text{ where } \Delta V = 3\text{ V.}$$

**Figure 1 Output Load**



Notes on page 5-31

### Truth Table<sup>5</sup>


Mode	$\bar{E}$	$\bar{W}$	D	Q	Power Level
Standby	H	X	X	HIGH Z	Standby
Read	L	H	X	D	Active
Write	L	L	D	HIGH Z	Active

HIGH Z = High impedance

D = Valid data bit

X = Don't care

**Figure 2 Output Load (for  $t_{EHQZ}$ ,  $t_{ELQX}$ ,  $t_{WLQZ}$ ,  $t_{WHQX}$ )**



\*Including scope and jig.

# F1601

## Military Temperature Range


**AC Operating Conditions and Characteristics:** Read Cycle  $T_C = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$

No.	Symbol		Parameter	F1601-55		F1601-70		Unit	Notes
	Standard	Alternate		Min.	Max.	Min.	Max.		
1	$t_{AVAV}$	$t_{RC}$	Address Valid to Address Valid (Read Cycle Time)	55		70		ns	6,7,10
2	$t_{AVQV}$	$t_{AA}$	Address Valid to Output Valid (Address Access Time)		55		70	ns	6
3	$t_{AXQX}$	$t_{OH}$	Address Invalid to Output Invalid (Output Hold Time)	5		5		ns	
4	$t_{ELEH}$	$t_{RC}$	Chip Enable LOW to Chip Enable HIGH (Read Cycle Time)	55		70		ns	7,10
5	$t_{ELQV}$	$t_{ACS}$	Chip Enable LOW to Output Valid (Chip Enable Access Time)		55		70	ns	7
6	$t_{ELQX}$	$t_{LZ}$	Chip Enable LOW to Output Invalid (Chip Enable to Output Active)	0		0		ns	4
7	$t_{EHQZ}$	$t_{HZ}$	Chip Enable HIGH to Output High Z (Chip Disable to Output Disable)	0	35	0	40	ns	4,11
8	$t_{ELICCH}$	$t_{PU}$	Chip Enable LOW to Power Up	0		0		ns	4
9	$t_{EHICCL}$	$t_{PD}$	Chip Enable HIGH to Power Down		45		45	ns	4


Notes on page 5-31

### Timing Waveforms

**Read Cycle 1** (Where  $\bar{E}$  is active prior to address change.  $\bar{W} = \text{HIGH}$ )



**Read Cycle 2** (Where address is valid prior to  $\bar{E}$  becoming active.  $\bar{W} = \text{HIGH}$ )





# F1601


## Military Temperature Range

**AC Operating Conditions and Characteristics:** Write Cycle 1  $T_C = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$

No.	Symbol		Parameter	F1601-55		F1601-70		Unit	Notes
	Standard	Alternate		Min.	Max.	Min.	Max.		
10	$t_{AVAV}$	$t_{WC}$	Address Valid to Address Valid (Write Cycle Time)	55		70		ns	8,9,10
11	$t_{ELWH}$	$t_{CW}$	Chip Enable to Write HIGH (Chip Enable to End of Write)	50		55		ns	12
12	$t_{AVWH}$	$t_{AW}$	Address Valid to Write HIGH (Address Setup to End of Write)	50		55		ns	12
13	$t_{WHAX}$	$t_{WR}$	Write HIGH to Address Don't Care (Address Hold After End of Write)	5		5		ns	12
14	$t_{WLWH}$	$t_{WP}$	Write LOW to Write HIGH (Write Pulse Width)	35		40		ns	12
15	$t_{AVWL}$	$t_{AS}$	Address Valid to Write LOW (Address Setup to Beginning of Write)	15		15		ns	12
16	$t_{DVWH}$	$t_{DW}$	Data Valid to Write HIGH (Data Setup to End of Write)	25		30		ns	12
17	$t_{WHDX}$	$t_{DH}$	Write HIGH to Data Don't Care (Data Hold After End of Write)	5		5		ns	12
18	$t_{WLQZ}$	$t_{WZ}$	Write LOW to Output High Z (Write Enable to Output Disable)	0	30	0	35	ns	4,11
19	$t_{WHQZ}$	$t_{OW}$	Write HIGH to Output Don't Care (Output Active After End of Write)	0		0		ns	4

Notes on page 5-31

**Write Cycle 1** ( $\overline{W}$  controlled, where  $\overline{E}$  is active prior to  $\overline{W}$  becoming active.)




# F1601

## Military Temperature Range

**AC Operating Conditions and Characteristics:** Write Cycle 2  $T_C = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$

No.	Symbol		Parameter	F1601-55		F1601-70		Unit	Notes
	Standard	Alternate		Min.	Max.	Min.	Max.		
20	$t_{\text{AVEL}}$	$t_{\text{AS}}$	Address Valid to Chip Enable LOW (Address Set Up)	5		5		ns	
21	$t_{\text{ELEH}}$	$t_{\text{CW}}$	Chip Enable LOW to Chip Enable HIGH (Write Cycle Time)	55		70		ns	12
22	$t_{\text{EHAX}}$	$t_{\text{WR}}$	Chip Enable HIGH to Address Don't Care (Address Hold After End of Write)	5		5		ns	
23	$t_{\text{AVEH}}$	$t_{\text{AW}}$	Address Valid to Chip Enable HIGH (Address Setup to End of Write)	50		65		ns	
24	$t_{\text{ELWH}}$	$t_{\text{WP}}$	Chip Enable LOW to Write HIGH (Write Pulse Width)	35		40		ns	12
25	$t_{\text{DVEH}}$	$t_{\text{DW}}$	Data Valid to Chip Enable HIGH (Data Setup to End of Write)	25		30		ns	
26	$t_{\text{EHDX}}$	$t_{\text{DH}}$	Chip Enable HIGH to Data Don't Care (Data Hold)	5		5		ns	


**Write Cycle 2** ( $\overline{\text{E}}$  controlled, where  $\overline{\text{W}}$  is active prior to  $\overline{\text{E}}$  becoming active. See Note 9.)



**Data Retention Characteristics:**  $T_C = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 2.0\text{V}$  to  $5.5\text{V}$

Symbol	Parameter	Conditions	Min.	Max.	Unit	Notes
$V_{DR}$	$V_{CC}$ Voltage for Data Retention	$V_{CC} - 0.2\text{V} \leq \bar{E} \leq V_{CC} + 0.5\text{V}$ $V_{CC} - 0.2\text{V} \leq V_{IN} \leq V_{CC} + 0.5\text{V}$ or $V_{SS} - 0.2\text{V} \leq V_{IN} \leq V_{SS} + 0.5\text{V}$	2.0	5.5	V	
$I_{CCDR}$	Data Retention Current	$V_{DR} = 2.0\text{V}$	$T_C = -55^\circ\text{C}$ and $+25^\circ\text{C}$	5	$\mu\text{A}$	16
				200	$\mu\text{A}$	16
		$V_{DR} = 3.0\text{V}$	$T_C = -55^\circ\text{C}$ and $+25^\circ\text{C}$	8	$\mu\text{A}$	16
				400	$\mu\text{A}$	16
$t_{CDR}$	Chip Disable to Data Retention Time		0		ns	
$t_R$	Recovery Time		$t_{AVAV}$		ns	15

#### Data Retention Waveform



#### Notes

1. This parameter is measured with Chip Enable ( $\bar{E}$ ) HIGH and inputs at valid TTL levels (0.8V and 2.2V).
2. This parameter is measured with Address,  $\bar{W}$  and D inputs all satisfying one of two conditions:  $V_{CC} - 0.2\text{V} \leq V_{IN} \leq V_{CC} + 0.5\text{V}$  or  $V_{SS} - 0.5\text{V} \leq V_{IN} \leq V_{SS} + 0.2\text{V}$ . In addition, the Enable input must be  $V_{CC} - 0.2\text{V} \leq \bar{E} \leq V_{CC} + 0.5\text{V}$ . This condition results in significant reduction in current in the input buffer circuitry and consequently a lower overall current level.
3. Operation to specifications guaranteed 2.0 ms after  $V_{CC}$  applied.
4. This parameter is based on initial design qualification and is also verified on every design change. These are not tested in production.
5. Functional test performed with the following input conditions:  $V_{IL} = 0.4\text{V}$  and  $V_{IH} = 2.4\text{V}$ .
6. Read Cycle 1 assumes that Chip Enable ( $\bar{E}$ ) occurs before the addresses are valid. Timing considerations are referenced to the edges of Address Valid.
7. Read Cycle 2 assumes that Address Valid occurs prior to Chip Enable ( $\bar{E}$ ). Timing considerations are referenced to the edges of Chip Enable.
8. Since a write cycle can only occur during intervals where both  $\bar{E}$  and  $\bar{W}$  are LOW, Write Cycle 1 assumes that  $\bar{W}$  is the latter of the two signals to go LOW (active) and is also the first of the two signals to go HIGH (inactive). Consequently, timing considerations are referenced to the edges of  $\bar{W}$  rather than  $\bar{E}$ .
9. Write Cycle 2 assumes that, of the two control signals,  $\bar{E}$  and  $\bar{W}$ ,  $\bar{E}$  is the latter of the two to go LOW (active) and is also the first of the two to go HIGH (inactive). Consequently, timing considerations are referenced to the edges of  $\bar{E}$  rather than  $\bar{W}$ .
10. All READ and WRITE cycle timings are referenced from the last bit to become valid address to the first transitioning address.
11. Transition to high impedance state to measured  $\pm 500\text{mV}$  from steady state voltage with specified loading in Figure 2.
12. Since Write Enable ( $\bar{W}$ ) is gated internally with Chip Enable ( $\bar{E}$ ), the value of  $\bar{W}$  during periods where  $\bar{E}$  is HIGH is irrelevant (i.e., don't care). Thus whenever  $\bar{W}$  transitions to the LOW state prior to  $\bar{E}$ , all timing references will be to the falling edge of  $\bar{E}$  rather than  $\bar{W}$ . Similarly, whenever  $\bar{E}$  transitions to the HIGH state prior to  $\bar{W}$ , all timing references will be to the rising edge of  $\bar{E}$  rather than  $\bar{W}$ .
13. Input pulse levels 0 to 3.0 Volts.
14. Input rise and fall times are assumed to be 5 ns. Timing measurement reference levels are 1.5 Volts.
15.  $T_{AVAV}$  = Read Cycle Timing.
16.  $V_{CC} - 0.2\text{V} \leq \bar{E} \leq V_{CC} + 0.5\text{V}$ ,  $V_{CC} - 0.2\text{V} \leq V_{IN} \leq V_{CC} + 0.5\text{V}$  or  $-0.5\text{V} \leq V_{IN} \leq 0.2\text{V}$ .
17. Rise and fall times should not exceed 45 ns.

---

## F1601

### Military Temperature Range

---

#### Ordering Information

Part Number	Access Time	Temperature Range	Package	Order Code
F1601-55	55 ns	- 55° to +125°C	Side-brazed	1601DMQB55
F1601-55	55 ns	- 55° to +125°C	Leadless Chip Carrier	1601LMQB55
F1601-70	70 ns	- 55° to +125°C	Side-brazed	1601DMQB70
F1601-70	70 ns	- 55° to +125°C	Leadless Chip Carrier	1601LMQB70

# F1620

## 16,384 x 4-Bit Static RAM

Memory and High Speed Logic

### Description


The F1620 is a 65,536-bit fully static asynchronous random access memory, organized as 16,384 words by 4-bits per word, using high-performance CMOS technology. The F1620 is based on an advanced isoplanar oxide isolation process: fully-implanted CMOS technology with sub-2 micron design rules and high-performance tantalum silicide gate electrodes. The high-density NMOS memory array and the CMOS peripheral circuits provide fast access time plus low active and standby power.

- **Single +5V Operation ( $\pm 10\%$ )**
- **Fully Static: No Clock or Timing Strobe Required**
- **Fast Access Time:**
  - Commercial: 25 ns/35 ns (Maximum)
  - Military: 35 ns/45 ns (Maximum)
- **Available in Commercial ( $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ ) or Military ( $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ) Versions**
- **Low Power Dissipation:**
  - 90/70 mA Maximum (Active)
  - 20/15 mA Maximum (Standby — TTL Input Levels)
  - 2 mA Maximum (Standby — CMOS Input Levels)
- **Directly TTL Compatible — All Inputs and Outputs**
- **Available in a 22-Pin DIP or 22-Terminal LCC**
- **Polyimide Die Coat for Alpha Immunity**

### Pin Names


$A_0$ - $A_{13}$	Address Inputs
$\bar{E}$	Chip Enable
$\bar{W}$	Write Enable
$DQ_0$ - $DQ_3$	Data Inputs/Outputs
$V_{CC}$	Power (5.0 V)
GND	Ground (0 V)

### Logic Symbol




### Connection Diagrams

#### 22-Pin DIP (Top View)



#### 22-Pin LCC (Top View)



# F1621

## 16,384 x 4-Bit Static RAM

### Data Retention Version

Memory and High Speed Logic

#### Description

The F1621 is a 65,536-bit fully static asynchronous random access memory, organized as 16,384 words x 4-bits per word, using high-performance CMOS technology. The F1621 is based on an advanced isoplanar oxide isolation process: fully-implanted CMOS technology with sub-2 micron design rules and high-performance tantalum silicide gate electrodes. The high-density NMOS memory array and the CMOS peripheral circuits provide fast access time plus low active and standby power. The F1621 offers data retention when backed up by 2V.


- **Single +5V Operation ( $\pm 10\%$ )**
- **Fast Access Time:**
  - Commercial: 25 ns/35 ns (Maximum)
  - Military: 35 ns/45 ns (Maximum)
- **Available in Commercial ( $0^\circ\text{C}$  to  $+70^\circ\text{C}$ ) or Military ( $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ ) Versions**
- **Power Dissipation (Normal Operation):**
  - 90/70 mA Maximum (Active)
  - 20/15 mA Maximum (Standby — TTL Input Level)
  - 2 mA Maximum (Standby — CMOS Input Levels)
- **Data Retention Supply Voltage**
  - 2.0V to 5.5V
- **Low Power Dissipation (Data Retention -Commercial)**
  - $I_{\text{CCDR}} = 50 \mu\text{A}$  Maximum ( $2.0 \text{ V} \leq V_{\text{DR}} \leq 3.0 \text{ V}$ )
- **Low Power Dissipation (Data Retention - Military)**
  - $I_{\text{CCDR}} = 200 \mu\text{A}$  Maximum ( $V_{\text{DR}} = 2.0 \text{ V}$ )
  - $I_{\text{CCDR}} = 400 \mu\text{A}$  Maximum ( $V_{\text{DR}} = 3.0 \text{ V}$ )
- **Fully Static: No Clock or Timing Strobe Required**
- **Directly TTL Compatible — All Inputs and Outputs**
- **Available in a 22-Pin DIP or 22-Terminal LCC**
- **Polyimide Die Coat for Alpha Immunity**

#### Pin Names


A <sub>0</sub> -A <sub>13</sub>	Address Inputs
$\overline{\text{E}}$	Chip Write Enable
$\overline{\text{W}}$	Write Enable
DQ <sub>0</sub> -DQ <sub>3</sub>	Data Inputs/Outputs
V <sub>CC</sub>	Power (5.0V)
GND	Ground (0V)

#### Connection Diagrams


##### 22-Pin DIP (Top View)



##### 22-Pin LCC (Top View)



#### Logic Symbol





# F1622

## 16,384 x 4-Bit Static RAM

Memory and High Speed Logic

### Description


The F1622 is a 65,536-bit fully static asynchronous random access memory, organized as 16,384 words by 4-bits per word, using high-performance CMOS technology. The F1622 is based on an advanced isoplanar oxide isolation process: fully-implanted CMOS technology with sub-2 micron design rules and high-performance tantalum silicide gate electrodes. The high-density NMOS memory array and the CMOS peripheral circuits provide fast access time plus low active and standby power.

- **Single +5V Operation ( $\pm 10\%$ )**
- **Fully Static: No Clock or Timing Strobe Required**
- **Fast Access Time:**
  - Commercial: 25 ns/35 ns (Maximum)
  - Military: 35 ns/45 ns (Maximum)
- **Available in Commercial ( $0^\circ\text{C}$  to  $+70^\circ\text{C}$ ) or Military ( $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ ) Versions**
- **Low Power Dissipation:**
  - 90/70 mA Maximum (Active)
  - 20/15 mA Maximum (Standby — TTL Input Levels)
  - 2 mA Maximum (Standby — CMOS Input Levels)
- **Directly TTL Compatible — All Inputs and Outputs**
- **Available in a 24-Pin DIP or 28-Terminal LCC**
- **Polyimide Die Coat for Alpha Immunity**

### Pin Names


$A_0$ - $A_{13}$	Address Inputs
$\overline{E}$	Chip Enable
$\overline{W}$	Write Enable
$\overline{G}$	Output Enable
$DQ_0$ - $DQ_3$	Data Inputs/Outputs
$V_{CC}$	Power (5.0V)
GND	Ground (0V)
NC	No Connection

### Logic Symbol




### Connection Diagrams

#### 24-Pin DIP (Top View)



#### 28-Pin LCC (Top View)



# F1623

## 16,384 x 4-Bit Static RAM

### Data Retention Version

Memory and High Speed Logic

#### Description

The F1623 is a 65,536-bit fully asynchronous random access memory, organized as 16,384 words by 4-bits per word, using high-performance CMOS technology. The F1623 is based on an advanced isoplanar oxide isolation process: fully-implanted CMOS technology with sub-2 micron design rules and high-performance tantalum silicide gate electrodes. The high-density NMOS memory array and the CMOS peripheral circuits provide fast access time plus low active and standby power. The F1623 offers data retention when backed up by 2V.


- **Single +5V Operation ( $\pm 10\%$ )**
- **Fast Access Time:**
  - Commercial: 25 ns/35 ns (Maximum)
  - Military: 35 ns/45 ns (Maximum)
- **Available in Commercial ( $0^\circ\text{C}$  to  $70^\circ\text{C}$ ) or Military ( $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ ) Versions**
- **Power Dissipation (Normal Operation):**
  - 90/70 mA Maximum (Active)
  - 20/15 mA Maximum (Standby — TTL Input Levels)
  - 2 mA Maximum (Standby — CMOS Input Levels)
- **Data Retention Supply Voltage**  
2.0V to 5.5V
- **Low Power Dissipation (Data Retention-Commercial)**  
 $I_{CCDR} = 50 \mu\text{A}$  Maximum ( $2.0\text{V} \leq V_{DR} \leq 3.0\text{V}$ )
- **Low Power Dissipation (Data Retention-Military)**  
 $I_{CCDR} = 200 \mu\text{A}$  Maximum ( $V_{DR} = 2.0\text{V}$ )  
 $I_{CCDR} = 400 \mu\text{A}$  Maximum ( $V_{DR} = 3.0\text{V}$ )
- **Fully Static: No Clock or Timing Strobe Required**
- **Directly TTL Compatible — All inputs and Outputs**
- **Available in a 24-Pin DIP or 28-Terminal LCC**
- **Polyimide Die Coat for Alpha Immunity**

#### Pin Names

$A_0$ - $A_{13}$	Address Inputs
$\bar{E}$	Chip Enable
$\bar{W}$	Write Enable
$\bar{G}$	Output Enable
$DQ_0$ - $DQ_3$	Data Inputs/Outputs
$V_{CC}$	Power (5.0V)
GND	Ground (0V)
NC	No Connection

#### Connection Diagrams


##### 24-Pin DIP (Top View)



##### 28-Pin LCC (Top View)



#### Logic Symbol



---

## Notes

---

---

## Notes

---

---

## Notes

---

---

## Notes

---





Product Index and Selection Guide	1
Quality Assurance and Reliability	2
ECL RAMs	3
TTL RAMs	4
MOS Static RAMs	5
ECL PROMs	6
TTL PROMs	7
TTL Programmable Logic	8
Ordering Information and Package Outlines	9
Field Sales Offices	10



# F100K DC Family Specifications

DC characteristics for the F100K series family parametric limits listed below are guaranteed for the entire F100K ECL family unless specified on the individual data sheet.

**Absolute Maximum Ratings:** Above which the useful life may be impaired<sup>1</sup>

Storage Temperature	−65° C to +150° C
Maximum Junction Temperature (T <sub>J</sub> )	+175° C
Supply Voltage Range	−7.0 V to +0.5 V
Input Voltage (dc)	V <sub>EE</sub> to +0.5 V
Output Current (dc Output HIGH)	−50 mA
Operating Range <sup>2</sup>	−5.7 V to −4.2 V
Lead Temperature (Soldering 10 sec)	300° C

**DC Performance Characteristics:** V<sub>EE</sub> = −4.5 V, V<sub>CC</sub> = V<sub>CCA</sub> = GND, T<sub>C</sub> = 0° C to +85° C, Note 3

Symbol	Characteristic	Min	Max	Unit	Conditions
V <sub>OH</sub>	Output HIGH Voltage	−1025	−880	mV	<div> V<sub>IN</sub> = V<sub>IH(max)</sub> or V<sub>IL(min)</sub> </div> <div> V<sub>IN</sub> = V<sub>IH(min)</sub> or V<sub>IL(max)</sub> </div> <div> Loading with 50 Ω to −2.0 V </div>
V <sub>OL</sub>	Output LOW Voltage	−1810	−1620	mV	
V <sub>OHC</sub>	Output HIGH Voltage	−1035		mv	
V <sub>OLC</sub>	Output LOW Voltage		−1610	mV	
V <sub>IH</sub>	Input HIGH Voltage	−1165	−880	mV	Guaranteed HIGH Signal for All Inputs
V <sub>IL</sub>	Input LOW Voltage	−1810	−1475	mV	Guaranteed LOW Signal for All Inputs
I <sub>IL</sub>	Input LOW Current	0.50		μA	V <sub>IN</sub> = V <sub>IL(min)</sub>

1. Unless specified otherwise on individual data sheet.

2. Parametric values specified at −4.8 V to −4.2 V.

3. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

## F100K DC Family Specifications

**DC Performance Characteristics:**  $V_{EE} = -4.2\text{ V}$ ,  $V_{CC} = V_{CCA} = \text{GND}$ ,  $T_C = 0^\circ\text{C}$  to  $+85^\circ\text{C}$ , Note 3

Symbol	Characteristic	Min	Max	Unit	Conditions	
V <sub>OH</sub>	Output HIGH Voltage	−1020	−870	mV	V <sub>IN</sub> = V <sub>IH(max)</sub> or V <sub>IL(min)</sub>	Loading with 50 Ω to −2.0 V
V <sub>OL</sub>	Output LOW Voltage	−1810	−1605	mV		
V <sub>OHC</sub>	Output HIGH Voltage	−1030		mv	V <sub>IN</sub> = V <sub>IH(min)</sub> or V <sub>IL(max)</sub>	
V <sub>OLC</sub>	Output LOW Voltage		−1595	mV		
V <sub>IH</sub>	Input HIGH Voltage	−1150	−880	mV	Guaranteed HIGH Signal for All Inputs	
V <sub>IL</sub>	Input LOW Voltage	−1810	−1475	mV	Guaranteed LOW Signal for All Inputs	
I <sub>IL</sub>	Input LOW Current	0.50		μA	V <sub>IN</sub> = V <sub>IL(min)</sub>	

**DC Performance Characteristics:**  $V_{EE} = -4.8\text{ V}$ ,  $V_{CC} = V_{CCA} = \text{GND}$ ,  $T_C = 0^\circ\text{C}$  to  $+85^\circ\text{C}$ , Note 3

Symbol	Characteristic	Min	Max	Unit	Conditions	
V <sub>OH</sub>	Output HIGH Voltage	−1035	−880	mV	V <sub>IN</sub> = V <sub>IH(max)</sub> or V <sub>IL(min)</sub>	Loading with 50 Ω to −2.0 V
V <sub>OL</sub>	Output LOW Voltage	−1830	−1620	mV		
V <sub>OHC</sub>	Output HIGH Voltage	−1045		mv	V <sub>IN</sub> = V <sub>IH(min)</sub> or V <sub>IL(max)</sub>	
V <sub>OLC</sub>	Output LOW Voltage		−1610	mV		
V <sub>IH</sub>	Input HIGH Voltage	−1165	−880	mV	Guaranteed HIGH Signal for All Inputs	
V <sub>IL</sub>	Input LOW Voltage	−1810	−1490	mV	Guaranteed LOW Signal for All Inputs	
I <sub>IL</sub>	Input LOW Current	0.50		μA	V <sub>IN</sub> = V <sub>IL(min)</sub>	

Notes on preceding page

# F10K DC Family Specifications

DC characteristics for the F10K series memories.  
Parametric limits listed below are guaranteed for all F10K memories, except where noted on individual data sheets.

**Absolute Maximum Ratings:** Above which the useful life may be impaired<sup>2</sup>

Storage Temperature	−65°C to +150°C
Maximum Junction Temperature (T <sub>J</sub> )	+175°C
V <sub>EE</sub> Pin Potential to Ground Pin	−7.0 V to +0.5 V
Input Voltage (dc)	V <sub>EE</sub> to +0.5 V
Output Current (dc Output HIGH)	−30 mA to +0.1 mA
Lead Temperature (Soldering 10 sec)	300°C

## Guaranteed Operating Ranges

Supply Voltage (V <sub>EE</sub> )			Case Temperature (T <sub>C</sub> )
Min	Typ	Max	
−5.46 V	−5.2 V	−4.94 V	0°C to +75°C

**DC Performance Characteristics:** V<sub>EE</sub> = −5.2 V, Output Load = 50 Ω and 30 pF to −2.0 V, T<sub>C</sub> = 0°C to +75°C<sup>1</sup>

Symbol	Characteristic	Min	Max	Unit	T <sub>C</sub>	Conditions <sup>2</sup>		
V <sub>OH</sub>	Output HIGH Voltage	−1000 −960 −900	−840 −810 −720	mV	0°C +25°C +75°C	V <sub>IN</sub> = V <sub>IH(max)</sub> or V <sub>IL(min)</sub>	Loading is 50 Ω to −2.0 V	
V <sub>OL</sub>	Output LOW Voltage	−1870 −1850 −1830	−1665 −1650 −1625	mV	0°C +25°C +75°C			
V <sub>OHC</sub>	Output HIGH Voltage	−1020 −980 −920		mv	0°C +25°C +75°C	V <sub>IN</sub> = V <sub>IH(min)</sub> or V <sub>IL(max)</sub>		
V <sub>OLC</sub>	Output LOW Voltage		−1645 −1630 −1605	mV	0°C +25°C +75°C			
V <sub>IH</sub>	Input HIGH Voltage	−1145 −1105 −1045	−840 −810 −720	mV	0°C +25°C +75°C	Guaranteed Input Voltage HIGH for All Inputs		
V <sub>IL</sub>	Input LOW Voltage	−1870 −1850 −1830	−1490 −1475 −1450	mV	0°C +25°C +75°C	Guaranteed Input Voltage LOW for All Inputs		
I <sub>IL</sub>	Input LOW Current	0.5	170	μA	+25°C	V <sub>IN</sub> = V <sub>IL(min)</sub>		

- The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Unless specified otherwise on individual data sheet.

# F100Z416

## 256 x 4-Bit Programmable Read Only Memory

Memory and High Speed Logic

### Description


The F100Z416 is a 1024-bit field Programmable Read Only Memory (PROM), organized 256 words by four bits per word. It is designed for high-speed control, mapping, code conversion, and logic replacement. The device includes full on-chip address decoding, non-inverting Data output lines, and an active-LOW Chip Select line for easy memory expansion.

- **Address Access Time — 12 ns Typ**
- **Chip Select Input and Open-emitter Outputs for Easy Memory Expansion**
- **Power Dissipation Decreases with Increasing Temperature**

### Pin Names

CS	Chip Select Input (Active LOW)
A <sub>0</sub> –A <sub>7</sub>	Address Inputs
O <sub>0</sub> –O <sub>3</sub>	Data Outputs


### Logic Symbol



V<sub>CP</sub> = Pin 1  
V<sub>CC</sub> = Pin 16  
V<sub>EE</sub> = Pin 8

### Connection Diagram

#### 16-Pin DIP (Top View)




### Note

The Flatpak version has the same pinout (Connection Diagram) as the Dual In-line Package.



## Logic Diagram



## Functional Description

The F100Z416 is a fully decoded bipolar field programmable read only memory organized 256 words by four bits per word. An unterminated emitter-follower output is provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many F100Z416 devices can be tied together. An external  $50\ \Omega$  pull-down resistor to  $-2\text{ V}$  or an equivalent network must be used to provide a LOW at the output when it is off.

One Chip Select ( $\overline{\text{CS}}$ ) input is provided for memory array expansion up to 512 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of  $\overline{\text{CS}}$  from the address without increasing address access time. The device is enabled when  $\overline{\text{CS}}$  is LOW. When the device is disabled ( $\overline{\text{CS}} = \text{HIGH}$ ), all outputs are forced LOW.

**Note:** Consult factory for ordering information.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the  $A_0$  through  $A_7$  inputs, the chip is selected and data is valid at the outputs after  $t_{AA}$ .

The F100Z416 uses open base transistor vertical (junction) fuse cells. Initially, an unprogrammed cell is in the logic '1' state. Cells can selectively be programmed to a logic '0' state by following a specified procedure which fuses aluminum through the emitter-base junction of the cell transistor.

# F10Z416

## 256 x 4-Bit Programmable Read Only Memory

Memory and High Speed Logic

### Description


The F10Z416 is a 1024-bit field Programmable Read Only Memory (PROM), organized 256 words by four bits per word. It is designed for high-speed control, mapping, code conversion, and logic replacement. The device includes full on-chip address decoding, non-inverting Data output lines, and an active-LOW Chip Select line for easy memory expansion.

- **Address Access Time — 12 ns Typ**
- **Chip Select Input and Open-emitter Outputs for Easy Memory Expansion**
- **Power Dissipation Decreases with Increasing Temperature**

### Pin Names

CS	Chip Select Input (Active LOW)
A <sub>0</sub> –A <sub>7</sub>	Address Inputs
O <sub>0</sub> –O <sub>3</sub>	Data Outputs


### Logic Symbol



V<sub>CP</sub> = Pin 1  
V<sub>CC</sub> = Pin 16  
V<sub>EE</sub> = Pin 8

### Connection Diagram


#### 16-Pin DIP (Top View)



#### Note

The Flatpak version has the same pinout (Connection Diagram) as the Dual In-line Package.

## Logic Diagram



## Functional Description

The F10Z416 is a fully decoded bipolar field programmable read only memory organized 256 words by four bits per word. An unterminated emitter-follower output is provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many F10Z416 devices can be tied together. An external 50  $\Omega$  pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is off.

One Chip Select ( $\overline{CS}$ ) input is provided for memory array expansion up to 512 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of  $\overline{CS}$  from the address without increasing address access time. The device is enabled when  $\overline{CS}$  is LOW. When the device is disabled ( $\overline{CS}$  = HIGH), all outputs are forced LOW.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A<sub>0</sub> through A<sub>7</sub> inputs, the chip is selected and data is valid at the outputs after t<sub>AA</sub>.

The F10Z416 uses open base transistor vertical (junction) fuse cells. Initially, an unprogrammed cell is in the logic '1' state. Cells can selectively be programmed to a logic '0' state by following a specified procedure which fuses aluminum through the emitter-base junction of the cell transistor.

**Note:** Consult factory for ordering information

---

## Notes

---



Product Index and Selection Guide	1
Quality Assurance and Reliability	2
ECL RAMs	3
TTL RAMs	4
MOS Static RAMs	5
ECL PROMs	6
TTL PROMs	7
TTL Programmable Logic	8
Ordering Information and Package Outlines	9
Field Sales Offices	10



# TTL Family Specifications

**Absolute Maximum Ratings:** Above which the useful life may be impaired

Storage Temperature	-65° to +150° C
Supply Voltage Range	-0.5 V to +7.0 V
Input Voltage (dc) <sup>(1)(2)</sup>	-0.5 V to $V_{CC}$ (RAMs) -1.5 V to $V_{CC}$ (PROMs)
Voltage Applied to Outputs <sup>(2)(3)</sup> (output HIGH)	-0.5 V to +5.5 V (RAMs) -1.5 V to +5.5 V (PROMs)
Lead Temperature (Soldering, 10 sec)	300° C
Maximum Junction Temperature ( $T_j$ )	+175° C
Output Current	+20mA
Input Current (DC)	-12 mA to +5.0 mA

## Guaranteed Operating Ranges

	Supply Voltage ( $V_{CC}$ )	Case Temperature ( $T_C$ )	Maximum Low-Level Input Voltage ( $V_{IL}$ ) <sup>8</sup>	Minimum High-Level Input Voltage ( $V_{IH}$ ) <sup>8</sup>
Commercial	5.0 V $\pm$ 5%	0° C to +75° C	0.8V	2.1 V (RAMs)
Military	5.0 V $\pm$ 10%	-55° C to +125° C		2.0V (PROMs)

## Device Design Characteristics

Symbol	Characteristic	Typ	Unit	Condition
$C_{IN}$	Input Pin Capacitance	4.0	pF	Measured with a Pulse Technique
$C_{OUT}$	Output Pin Capacitance	7.0	pF	

DC, FN and AC performance characteristics and test conditions listed with each device. (See note 8)

### Notes

1. Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.
2. These values may be exceeded as required during PROM programming.
3. Output current limit required.
4. Unless stated otherwise in individual device specification.
5. Functional testing done at input levels  $V_{IL} = V_{OL\ MAX}$  (0.45 V),  $V_{IH} = V_{OH\ MIN}$  (2.4 V).
6. PROM programmability verified through test row and test column.
7. PROM input levels on unprogrammed devices verified through testing of test row and test column.
8. Static condition only.



# 93Z450/93Z451

## 1024 x 8-Bit Programmable Read Only Memory

Memory and High Speed Logic

### Description


The 93Z450 and 93Z451 are fully decoded 8,192-bit Programmable Read Only Memories (PROMs), organized 1024 words by eight bits per word. The two devices are identical except the 93Z450 has open collector outputs while the 93Z451 has three state outputs. Both devices are available in two speed versions, standard speed and 'A' grade.

- **Commercial Address Access Time**  
93Z450/93Z451 — 40 ns Max  
93Z450A/93Z451A — 35 ns Max
- **Military Address Access Time**  
93Z450/93Z451 — 55 ns Max  
93Z450A/93Z451A — 45 ns Max
- **Highly Reliable Vertical Fuses Ensure High Programming Yields**
- **Available with Open Collector (93Z450) or Three State (93Z451) Outputs**
- **Low Current PNP Inputs**

### Pin Names

A <sub>0</sub> –A <sub>9</sub>	Address Inputs
CS <sub>1</sub> , CS <sub>2</sub>	Chip Select Inputs (Active LOW)
CS <sub>3</sub> , CS <sub>4</sub>	Chip Select Inputs (Active HIGH)
O <sub>0</sub> –O <sub>7</sub>	Data Outputs


### Logic Symbol



V<sub>CC</sub> = Pin 24  
GND = Pin 12

### Connection Diagrams


#### 24-pin DIP (Top View)




#### Note:

The 24-pin Flatpak has the same pinout (Connection Diagram) as the 24-pin DIP.

#### 28-pin Leadless Chip Carrier (Top View)



## Logic Diagram



## Functional Description

The 93Z450 and 93Z451 are TTL bipolar field Programmable Read Only Memories (PROMs) organized 1024 words by eight bits per word. Open-collector outputs are provided on the 93Z450 for use in wired-OR applications. The 93Z451 has 3-state outputs which provide active pull ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.

Four Chip Select inputs are provided for logic flexibility and for memory array expansion of up to 128K without the need for external decoding. The fast Chip Select access time permits direct address decoding without increasing overall memory access times. Both devices are enabled only when  $\overline{CS}_1$  and  $\overline{CS}_2$  are LOW and  $CS_3$  and  $CS_4$  are HIGH.

The devices contain an internal test row and test column which are accessed and programmed during both wafer sort and final test. These test fuses are used to assure high programmability and to guarantee AC performance and DC parameters.

The 93Z450 and 93Z451 use open base vertical transistor (junction) fuse cells. Initially an unprogrammed cell is in the logic '0' state. Cells can be programmed to a logic '1' state by following the specified programming procedure which fuses aluminum through the emitter base junction of the cell transistor.

The read function is identical to that of a conventional Read Only Memory (ROM). A binary address is applied to the address pins  $A_0$  through  $A_9$  and the chip is selected. Data is then available at the outputs after  $t_{AA}$ .

**DC Performance Characteristics:** Over guaranteed operating ranges unless otherwise noted

Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Unit	Condition
V <sub>IL</sub>	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V <sub>IC</sub>	Input Clamp Diode Voltage			-1.2	V	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18 mA
V <sub>OL</sub>	Output LOW Voltage		0.30	0.45	V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16 mA
V <sub>OH</sub>	Output HIGH Voltage (93Z451)	2.4			V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -2.0 mA Address Any '1'
I <sub>IL</sub>	Input LOW Current		-10	-100	μA	V <sub>CC</sub> = Max, V <sub>IL</sub> = 0.45 V
I <sub>IH</sub>	Input HIGH Current	-40		40	μA	V <sub>CC</sub> = Max, V <sub>IH</sub> = 2.4 V to V <sub>CC</sub>
I <sub>OHZ</sub> I <sub>OLZ</sub>	Output Leakage Current for High Impedance State (93Z451)			40 -40	μA μA	V <sub>OH</sub> = 2.4 V V <sub>OL</sub> = 0.4 V
I <sub>CEX</sub>	Output Leakage Current (93Z450)			40	μA	V <sub>CEX</sub> = V <sub>CC</sub> , Chip Deselected
I <sub>OS</sub>	Output Short-Circuit Current (93Z451)	-20	-45	-90	mA	V <sub>CC</sub> = Max, V <sub>O</sub> = 0 V, Note 2 Address Any '1'
I <sub>CC</sub>	Power Supply Current		110	135	mA	V <sub>CC</sub> = Max, Inputs Grounded, Outputs Open

**Commercial****AC Performance Characteristics:** V<sub>CC</sub> = 5.0 V ± 5%, GND = 0 V, T<sub>C</sub> = 0°C to +75°C

Symbol	Characteristic	'A'	Std	Unit	Condition
t <sub>AA</sub>	Address to Output Access Time	35	40	ns	See AC Output Load
t <sub>ACS</sub>	Chip Select to Output Access Time	25	30	ns	See AC Output Load


**Military****AC Performance Characteristics:** V<sub>CC</sub> = 5.0 V ± 10%, GND = 0 V, T<sub>C</sub> = -55°C to +125°C

Symbol	Characteristic	'A'	Std	Unit	Condition
t <sub>AA</sub>	Address to Output Access Time	45	55	ns	See AC Output Load
t <sub>ACS</sub>	Chip Select to Output Access Time	30	35	ns	See AC Output Load

1. Typical values are at V<sub>CC</sub> = 5.0 V, T<sub>C</sub> = +25°C.

2. Not more than one output to be shorted at a time. Duration of the short circuit should not exceed one second.

Fig. 1 AC Test Output Load



\*Includes jig and probe capacitance


**Test Conditions**

Input pulse: 0 V to 3.0 V


Input pulse rise and fall times: 5 ns between 1 V and 2 V

Measurements made at 1.5 V level

Fig. 2 AC Waveforms



**Ordering Information**



**Speed Selection**

Blank = Standard Speed

A = 'A' Grade

**Packages and Outlines** (See Section 9)

D = 24-pin Ceramic DIP

P = 24-pin Plastic DIP (Commercial only)

SD = 24-pin Slim Ceramic DIP

F = 24-pin Flatpak

L = 28-pin Square Leadless Chip Carrier

**Temperature Range**

C = 0°C to +75°C

M = -55°C to +125°C

**Optional Processing**

QB = Mil Std 883B

Method 5004 and 5005, Level B

QR = Commercial Device with

160 Hour Burn In or Equivalent

# 93Z510/93Z511

## 2048 x 8-Bit Programmable Read Only Memory

Memory and High Speed Logic

### Description


The 93Z510 and 93Z511 are fully decoded 16,384-bit Programmable Read Only Memories (PROMs), organized 2048 words by eight bits per word. The two devices are identical except the 93Z510 has open collector outputs while the 93Z511 has three state outputs.

- **Commercial Address Access Time — 45 ns Max**
- **Military Address Access Time — 55 ns Max**
- **Highly Reliable Vertical Fuses Ensure High Programming Yields**
- **Available with Open Collector (93Z510) or Three State (93Z511) Outputs**
- **Low Current PNP Inputs**

### Pin Names

A <sub>0</sub> –A <sub>10</sub>	Address Inputs
CS <sub>1</sub>	Chip Select Input (Active LOW)
CS <sub>2</sub> , CS <sub>3</sub>	Chip Select Inputs (Active HIGH)
O <sub>0</sub> –O <sub>7</sub>	Data Outputs


### Logic Symbol



V<sub>CC</sub> = Pin 24  
GND = Pin 12

### Connection Diagrams


#### 24-pin DIP (Top View)



#### Note:


The 24-pin Flatpak has the same pinout (Connection Diagram) as the 24-pin DIP.

#### 28-pin Leadless Chip Carrier (Top View)





## Logic Diagram



## Functional Description

The 93Z510 and 93Z511 are TTL bipolar field Programmable Read Only Memories (PROMs) organized 2048 words by eight bits per word. Open-collector outputs are provided on the 93Z510 for use in wired-OR applications. The 93Z511 has 3-state outputs which provide active pull ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.

Three Chip Select inputs are provided for logic flexibility and for memory array expansion of up to 128K without the need for external decoding. The fast Chip Select access time permits direct address decoding without increasing overall memory access times. Both devices are enabled only when  $\overline{CS}_1$  is LOW and  $CS_2$  and  $CS_3$  are HIGH.

The devices contain an internal test row and test column which are accessed and programmed during both wafer sort and final test. These test fuses are used to assure high programmability and to guarantee AC performance and DC parameters.

The 93Z510 and 93Z511 use open base vertical transistor (junction) fuse cells. Initially an unprogrammed cell is in the logic '0' state. Cells can be programmed to a logic '1' state by following the specified programming procedure which fuses aluminum through the emitter base junction of the cell transistor.

The read function is identical to that of a conventional Read Only Memory (ROM). A binary address is applied to the address pins  $A_0$  through  $A_{10}$  and the chip is selected. Data is then available at the outputs after  $t_{AA}$ .

**DC Performance Characteristics:** Over guaranteed operating ranges unless otherwise noted

Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Unit	Condition
V <sub>IL</sub>	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V <sub>IC</sub>	Input Clamp Diode Voltage			-1.2	V	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18 mA
V <sub>OL</sub>	Output LOW Voltage		0.30	0.45	V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16 mA
V <sub>OH</sub>	Output HIGH Voltage (93Z511 only)	2.4			V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -2.0 mA Address Any '1'
I <sub>IL</sub>	Input LOW Current		-10	-100	μA	V <sub>CC</sub> = Max, V <sub>IL</sub> = 0.45 V
I <sub>IH</sub>	Input HIGH Current	-40		40	μA	V <sub>CC</sub> = Max, V <sub>IH</sub> = 2.4 V to V <sub>CC</sub>
I <sub>OHZ</sub> I <sub>OLZ</sub>	Output Leakage Current for High Impedance State (93Z511 only)			40 -40	μA	V <sub>OH</sub> = 2.4 V V <sub>OL</sub> = 0.4 V
I <sub>CEX</sub>	Output Leakage Current (93Z510 only)			40	μA	V <sub>CEX</sub> = V <sub>CC</sub> Chip Deselected
I <sub>OS</sub>	Output Short-Circuit Current (93Z511 only)	-15	-35	-90	mA	V <sub>CC</sub> = Max, V <sub>O</sub> = 0 V, Note 2 Address Any '1'
I <sub>CC</sub>	Power Supply Current		120	175	mA	V <sub>CC</sub> = Max All Inputs GND All Outputs Open

**Commercial****AC Performance Characteristics:** V<sub>CC</sub> = 5.0 V ± 5%, GND = 0 V, T<sub>C</sub> = 0°C to +75°C

Symbol	Characteristic	Max	Unit	Condition
t <sub>AA</sub>	Address to Output Access Time	45	ns	See AC Output Load
t <sub>ACS</sub>	Chip Select to Output Access Time	25	ns	See AC Output Load

**Military****AC Performance Characteristics:** V<sub>CC</sub> = 5.0 V ± 10%, GND = 0 V, T<sub>C</sub> = -55°C to +125°C


Symbol	Characteristic	Max	Unit	Condition
t <sub>AA</sub>	Address to Output Access Time	55	ns	See AC Test Output Load
t <sub>ACS</sub>	Chip Select to Output Access Time	25	ns	See AC Test Output Load

1. Typical values are at V<sub>CC</sub> = 5.0 V, T<sub>C</sub> = +25°C.

2. Not more than one output to be shorted at a time. Duration of the short circuit should not exceed one second.



Fig. 1 AC Test Output Load



\*Includes jig and probe capacitance

**Test Conditions**


Input pulse: 0 V to 3.0 V

Input pulse rise and fall times: 5 ns between 1 V and 2 V


Measurements made at 1.5 V level

Fig. 2 AC Waveforms


**2a Propagation Delay from Address Inputs**



**2b Propagation Delay from Chip Select**



**Ordering Information**



**Packages and Outlines** (See Section 9)

- D = Ceramic DIP
- F = Flatpak
- L = Leadless Chip Carrier
- P = Plastic DIP
- SD = Slim Ceramic DIP

**Temperature Ranges**

- C = 0°C to +75°C
- M = -55°C to +125°C

**Optional Processing**

- QB = Mil Std 883  
Method 5004 & 5005, Level B
- QR = Commercial Device with  
160 Hour Burn In or Equivalent

## 93Z564/93Z565 8192 x 8-Bit Programmable Read Only Memory

Memory and High Speed Logic

### Description


The 93Z564 and 93Z565 are fully decoded 65,536-bit Programmable Read Only Memories (PROMs), organized 8192 words by eight bits per word. The two devices are identical except the 93Z564 has open collector outputs while the 93Z565 has three state outputs. Both devices are available in two speed versions, standard speed and 'A' grade.

- **Commercial Address Access Time**  
93Z564/93Z565 — 55 ns Max  
93Z564A/93Z565A — 45 ns Max
- **Military Address Access Time**  
93Z564/93Z565 — 65 ns Max  
93Z564A/93Z565A — 55 ns Max
- **Highly Reliable Vertical Fuses Ensure High Programming Yields**
- **Available with Open Collector (93Z564) or Three State (93Z565) Outputs**
- **Low Current PNP Inputs**

### Pin Names

A <sub>0</sub> –A <sub>12</sub>	Address Inputs
$\overline{\text{CS}}$	Chip Select Input (Active LOW)
O <sub>0</sub> –O <sub>7</sub>	Data Outputs


### Logic Symbol



V<sub>CC</sub> = Pin 24  
GND = Pin 12

### Connection Diagrams


#### 24-pin DIP (Top View)




#### Note:

The 24-pin Flatpak has the same pinout (Connection Diagram) as the 24 pin DIP.

#### 28-pin Leadless Chip Carrier (Top View)



## Logic Diagram



## Functional Description

The 93Z564 and 93Z565 are TTL bipolar field Programmable Read Only Memories (PROMs) organized 8192 words by eight bits per word. Open-collector outputs are provided on the 93Z564 for use in wired-OR applications. The 93Z565 has 3-state outputs which provide active pull ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.

One Chip Select input is provided for logic flexibility and for memory array expansion of up to 128K without the need for external decoding. The fast Chip Select access time permits direct address decoding without increasing overall memory access times. Both devices are enabled only when  $\overline{CS}$  is LOW.

The devices contain an internal test row and test column which are accessed and programmed during both wafer sort and final test. These test fuses are used to assure high programmability and to guarantee AC performance and DC parameters.

The 93Z564 and 93Z565 use open base vertical transistor (junction) fuse cells. Initially an unprogrammed cell is in the logic '0' state. Cells can be programmed to a logic '1' state by following the specified programming procedure which fuses aluminum through the emitter base junction of the cell transistor.

The read function is identical to that of a conventional Read Only Memory (ROM). A binary address is applied to the address pins  $A_0$  through  $A_{12}$  and the chip is selected. Data is then available at the outputs after  $t_{AA}$ .

**DC Performance Characteristics:** Over guaranteed operating ranges unless otherwise noted

Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Unit	Condition
V <sub>IL</sub>	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V <sub>IC</sub>	Input Clamp Diode Voltage			-1.2	V	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18 mA
V <sub>OL</sub>	Output LOW Voltage		0.30	0.45	V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16 mA
V <sub>OH</sub>	Output HIGH Voltage (93Z565 only)	2.4			V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -2.0 mA Address Any '1'
I <sub>IL</sub>	Input LOW Current		-10	-100	μA	V <sub>CC</sub> = Max, V <sub>IL</sub> = 0.45 V
I <sub>IH</sub>	Input HIGH Current	-40		40	μA	V <sub>CC</sub> = Max, V <sub>IH</sub> = 2.4 V to V <sub>CC</sub>
I <sub>OHZ</sub> I <sub>OLZ</sub>	Output Leakage Current for High Impedance State (93Z565 only)			40 -40	μA μA	V <sub>OH</sub> = 2.4 V V <sub>OL</sub> = 0.4 V
I <sub>CEX</sub>	Output Leakage Current (93Z564 only)			40	μA	V <sub>CEX</sub> = V <sub>CC</sub> Chip Deselected
I <sub>OS</sub>	Output Short-Circuit Current (93Z565 only)	-15	-35	-90	mA	V <sub>CC</sub> = Max, V <sub>O</sub> = 0 V, Note 2 Address Any '1'
I <sub>CC</sub>	Power Supply Current		120	180	mA	V <sub>CC</sub> = Max, All Inputs GND, All Outputs Open
C <sub>IN</sub>	Input Pin Capacitance		7.0 <sup>(3)</sup>		pF	V <sub>CC</sub> = 5.0 V, V <sub>IN</sub> = 4.0 V, f = 1.0 MHz
C <sub>O</sub>	Output Pin Capacitance		10.0 <sup>(3)</sup>		pF	V <sub>CC</sub> = 5.0 V, V <sub>O</sub> = 4.0 V, f = 1.0 MHz

**Commercial****AC Performance Characteristics:** V<sub>CC</sub> = 5.0 V ± 5%, GND = 0 V, T<sub>C</sub> = 0°C to +75°C

Symbol	Characteristic	'A'	Std	Unit	Condition
t <sub>AA</sub>	Address to Output Access Time	45	55	ns	See AC Output Load
t <sub>ACS</sub>	Chip Select to Output Access Time	25	30	ns	See AC Output Load

**Military****AC Characteristics:** V<sub>CC</sub> = 5.0 V ± 10%, GND = 0V, T<sub>C</sub> = -55°C to +125°C

Symbol	Characteristic	'A'	Std	Unit	Condition
t <sub>AA</sub>	Address to Output Access Time	55	65	ns	See AC Output Load
t <sub>ACS</sub>	Chip Select to Output Access Time	30	35	ns	See AC Output Load

1. Typical values are at V<sub>CC</sub> = 5.0 V, T<sub>C</sub> = +25°C.

2. Not more than one output to be shorted at a time. Duration of the short circuit should not exceed one second.

3. This parameter value is based on initial design qualification and is also verified on every design change. These are not tested in production.

Fig. 1 AC Waveforms






Fig. 2 AC Test Output Load



\*Includes jig and probe capacitance

## Ordering Information



**Speed Selection**  
Blank = Standard Speed  
A = 'A' Grade

**Packages**  
D = Ceramic DIP  
L = Leadless Chip Carrier

**Temperature Ranges**  
C = 0°C to +75°C  
M = -55°C to +125°C

**Optional Processing**  
QB = Mil Std 883  
Method 5004 & 5005, Level B  
QR = Commercial Device with  
160 Hour Burn In or Equivalent

# 93Z611

## 2048 x 8-Bit Programmable Read Only Memory

Memory and High Speed Logic

### Description


The 93Z611 is a fully decoded 16,384-bit Programmable Read Only Memory (PROM), organized 2048 words by eight bits per word. The 93Z611 is manufactured using Fairchild's highly reliable FAST-Z vertical fuse technology.

- Available in 300 and 600 mil Cerdip, Plastic DIP, LCC and flatpak
- Commercial Address Access Time — 25 ns Max
- Military Address Access Time — 30 ns Max
- Highly Reliable Vertical Fuses Ensure High Programming Yields
- Low Current PNP Inputs
- Power-Up Three-State Outputs

### Pin Names

A <sub>0</sub> –A <sub>10</sub>	Address Inputs
CS <sub>1</sub>	Chip Select Input (Active LOW)
CS <sub>2</sub> , CS <sub>3</sub>	Chip Select Inputs (Active HIGH)
O <sub>0</sub> –O <sub>7</sub>	Data Outputs


### Logic Symbol



V<sub>CC</sub> = Pin 24  
GND = Pin 12

### Connection Diagrams


#### 24-pin DIP (Top View)



#### Note:

The 24-pin Flatpak has the same pinout (Connection Diagram) as the 24-pin DIP.

#### 28-pin Leadless Chip Carrier (Top View)





# 93Z667

## 8192 x 8-Bit Programmable Read Only Memory

Memory and High Speed Logic

### Description

The 93Z667 is a fully decoded 65,384-bit Programmable Read Only Memories (PROMs), organized 8192 words by eight bits per word. The 93Z667 is manufactured using Fairchild's highly reliable FAST-Z vertical fuse technology.


- Available in 300 mil Side-Brazed DIP,
- Commercial Address Access Time — 40 ns Max
- Military Address Access Time — 45 ns Max
- Highly Reliable Vertical Fuses Ensure High Programming Yields
- Power-Up Three State Outputs
- Low Current PNP Inputs

### Pin Names

A<sub>0</sub>–A<sub>12</sub> Address Inputs  
 $\overline{\text{CS}}$  Chip Select Input (Active LOW)  
 O<sub>0</sub>–O<sub>7</sub> Data Outputs

### Connection Diagrams


#### 24-pin DIP (Top View)



#### Note:

The 24-pin Flatpak has the same pinout (Connection Diagram) as the 24 pin DIP.

### Logic Symbol



Vcc = Pin 24  
 GND = Pin 12



---

# Isoplanar-Z Junction Fuse Principles and Programming

---

Conventional fusible link bipolar PROMs and programmable logic devices are based upon two dimensional matrices of electrically conductive thin film fusible elements of materials such as nichrome, titanium tungsten, platinum silicide or polysilicon. Each of these thin film technologies has its own unique advantages and disadvantages but all have in common the fact that fuses lie flat on the surface of the silicon and therefore occupy a significant portion of silicon area. Cell area has become increasingly important as device densities have grown from 4K to 64K. Manufacturing cost, yields and performance are all directly related to die size which is a strong function of cell area. Previously, reductions in cell area have been accomplished primarily through improvements in photolithographic techniques. Such techniques have been pushed to their limits to produce high density, cost effective programmable memories and logic. The need to shrink cell sizes, especially in higher density devices, is placing severe strains on the manufacturability of thin film fuses.

Junction fuses are the emerging solution to the inherent problems posed by thin film fuses. A junction fuse is simply a PN junction programmable cell. The emitter-base junction of a floating base NPN transistor acts as the fuse element. Because fuses are single vertical transistors (hence the often used name of vertical fuses), they occupy minimal silicon area. The entire fuse structure can essentially be modeled as two diodes connected back-to-back. Before programming, a high impedance (open) path exists between the emitter and collector. The emitter-base diode is reverse biased, preventing read currents from passing through the fuse. During programming, the emitter-base junction is shorted out, leaving a forward biased base-collector (B-C) diode. This diode now appears as a low impedance (closed) path. The fuse junction lies beneath the surface of the silicon so all of the potential thin film fuse related failure modes such as metal migration (growback), freeze out, corrosion, marginally opened fuses and passivation scattering have been eliminated.

The major problem encountered in early P-N junction programmable junction fuse development was the requirement of a large cell programming current (typically 200 mA per cell). This large current meant that

large transistors were needed in the peripheral programming circuitry. The gain in array size reduction due to small cells was offset by the need for a larger peripheral programming circuitry which, in turn, translated to larger overall die size and higher die cost. The costs were such that, despite their reliability advantages, these devices were never widely commercially accepted.

The most straightforward method to achieve reductions in cell programming current is to use small emitter cells. A small emitter cell increases the effective current density at the emitter-base junction therefore decreasing the overall energy required to program the cell. To reduce emitter size and programming currents without the use of advanced photolithographic equipment, Fairchild adopted a simple solution, use a walled emitter cell and an oxide isolated Isoplanar process. With oxide isolation, emitter sizes are defined by the oxide opening and as a result are self aligned, easing manufacturing tolerances.

The main advantages of the Isoplanar-Z process are due to the use of oxide encroachment. The cell emitter is defined using standard photolithography. The surrounding oxide is then laterally grown, shrinking the emitter area and decreasing the effective cell size. Very small self aligned emitter-base junction areas can be achieved quite easily with the encroachment technique. An added benefit of oxide encroachment is that the higher thermal resistivity of the silicon dioxide which surrounds the cells, as compared to silicon, reduces heat loss during programming. This thermal insulation effect further reduces the current required to program a cell. Typical programming currents of 60 mA or below are easily achieved using the Isoplanar-Z process.

Results of reliability and programming yield testing have been excellent. Data have demonstrated typical programming yields in excess of 99% on a 16,384 bit PROM and no cell related failures in over 63 billion cell hours of life test.

## *Programming a Junction Fuse*

Programming a junction fuse is accomplished by driving a controlled current through the emitter of the cell, inducing avalanche breakdown of the emitter-base junction. Heat locally generated at the reverse biased junction causes the Aluminum-Silicon interface to reach the

---

## Isoplanar-Z Junction Fuse Principles and Programming

---

Al-Si eutectic solidus (melting) temperature of approximately 575°C. The electrically conductive aluminum eutectic then diffuses down through the emitter to the emitter-base junction, forming a permanent short.

The amount of energy required to program a cell is dependent upon encroachment variations. Different methods can be used to supply the varying amount of energy required to program junction fuses. One method is a pulse-read technique, whereby a series of energy pulses of increasing magnitude or duration are applied to the cell. Each pulse applies a specific amount of energy to the cell's emitter-base junction, successively heating the junction until the cell emitter reaches the Aluminum-Silicon eutectic temperature. Once this temperature is reached, migration occurs and the junction shorts. A read is performed after each pulse to detect if the fuse has blown. If additional energy is needed to program any cell, more pulses are applied until the cell blows.


Fairchild has approved a current-pulse technique for users with digital requirements. In this method, differences in required programming energy are accounted for by increasing the current amplitude of each subsequent current pulse until programming is achieved. A read is performed after each pulse. This cycle is continued until the cell is programmed. Refer to the Programming Timing Diagram and Programming Specifications for Current-Pulse Programming.

Fairchild originally developed a self adjusting current ramp programming technique which delivers the optimum current needed to program each individual cell. With the self adjusting technique a steadily increasing current ramp is applied to a cell until a shorted junction is detected. The exact moment when the junction actually shorts can be sensed by a sharp drop in the voltage across the cell. This voltage drop occurs because the reverse biased E-B diode is no longer in series with the programming path.

Once the moment of programming has been detected, Fairchild incorporates the use of a programming ramp "post hold time". The rise in programming current is halted at the level which was required to cause a blow, held for a precise time interval, and then turned off. This means that the amount of additional energy applied to a cell is totally governed by the amount of current required to program that cell, which is in turn dependent upon cell size. Therefore each cell's additional energy pulse is custom tailored for that specific cell. Experimental data shows that a carefully chosen post hold time can insure a very uniform cell resistance regardless of cell size. The self adjusting current ramp programming scheme allows consistent, repeatable programming and uniform cell resistance, overcoming any effects of process variations on a particular product or differences in cell sizes across product lines. Refer to the Programming Timing Diagram and Programming Specifications for Current-Ramp Programming.

# Isoplanar-Z TTL PROM

## Current-Ramp Programming Specifications

**Current-Ramp Programming Timing Diagram**

**Current-Ramp Programming Specifications<sup>(4)</sup>**

Symbol	Parameter	Min	Recommended Value	Max	Units	Comments
<b>Power Supply</b>						
$V_{CC}$	Power Supply Voltage	6.4	6.5	6.6	V	Typical $I_{CC}$ at 6.5 V = 250 mA
$t_{rV_{CC}}$	Power Supply Rise Time <sup>(3)</sup>	0.2	2.0		$\mu$ S	
$t_{fV_{CC}}$	Power Supply Fall Time	0.2	2.0		$\mu$ S	
$t_{ON}$	$V_{CC}$ On Time	(1)				See Programming Timing Diagram
$t_{OFF}$	$V_{CC}$ Off Time	(2)				
	Duty Cycle for $V_{CC}$			50	%	$t_{ON} / (t_{OFF} + t_{ON})$

# Isoplanar-Z TTL PROM

## Current Ramp Programming Specifications

### Current-Ramp Programming Specifications<sup>(4)</sup> (Cont'd)

Symbol	Parameter	Min	Recommended Value	Max	Units	Comments
<b>Read Strobe</b>						
t <sub>dB</sub> P	Read Delay before Programming		3.0		μs	Initial Check
t <sub>w</sub>	Fuse Read Time		1.0		μs	
t <sub>d</sub> V <sub>cc</sub>	Delay to V <sub>CC</sub> Off		1.0		μs	
t <sub>d</sub> RAP	Delay to Read after Programming		3.0		μs	Verify

### Chip Select

V <sub>CSP</sub>	Chip Select Programming Voltage	20.0	20.0	22.0	V	
I <sub>CSP</sub>	Chip Select Program Current Limit	175	180	185	mA	
V <sub>IL</sub>	Input Voltage LOW	0	0	0.4	V	
V <sub>IH</sub>	Input Voltage HIGH	2.4	5.0	5.0	V	
t <sub>d</sub> CS	Delay to Chip Deselect		1.0		μs	
t <sub>r</sub> CS	Chip Select Pulse Rise Time	3.0	4.0		μs	
t <sub>d</sub> AP	Delay to Chip Select Time	0.2	1.0		μs	
t <sub>f</sub> CS	Chip Select Pulse Fall Time	0.1	0.1	1.0	μs	

### Current Ramp

I <sub>OLP</sub>	Programming Current Linear Point		10	20	mA	Point after which the programming current ramp must rise at a linear slew rate
I <sub>OP(max)</sub>	Output Programming Current Limit	155	160	165	mA	Apply current ramp to selected output
V <sub>OP(max)</sub>	Output Programming Voltage Limit	24	25	26	V	
S <sub>R</sub> I <sub>OP</sub>	Current Slew Rate	0.9	1.0	1.1	mA/μs	Constant after Linear Point
V <sub>PS</sub>	Blow Sense Voltage	0.7			V	
t <sub>d</sub> BP	Delay to Programming Ramp	2.0	3.0		μs	V <sub>CSP</sub> must be at minimum
t <sub>LP</sub>	Time to Reach Linear Point	0.2	1.0	10	μs	
t <sub>SS</sub>	Program Sense Inhibit	2.0	3.0	10	μs	
t <sub>tp</sub>	Time to Program Fuse	3.0		150	μs	
t <sub>h</sub> AP	Programming Ramp Hold Time	1.4	1.5	1.6	μs	After fuse programs
t <sub>f</sub> I <sub>OP</sub>	Program Ramp Fall Time		0.1	0.2	μs	

### Notes


- Total time V<sub>CC</sub> is on to program fuse is equal to or greater than the sum of all the specified delays, pulse widths and rise/fall times.
- t<sub>OFF</sub> is equal to or greater than t<sub>ON</sub>.
- Rise and fall times are from 10% to 90%.
- Recommended programming temp. T<sub>C</sub> = +25°C ± 10°C.



# Isoplanar-Z TTL PROM

## Current-Pulse Programming Specifications

Current-Pulse Programming Timing Diagram



Current-Pulse Programming Specifications<sup>(4)</sup>

Symbol	Parameter	Min	Recommended Value	Max	Units	Comments
<b>Power Supply</b>						
$V_{CC}$	Power Supply Voltage	6.4	6.5	6.6	V	Typical $I_{CC}$ at 6.5 V = 250 mA
$t_{rV_{CC}}$	Power Supply Rise Time <sup>(3)</sup>	0.2	2.0		$\mu S$	
$t_{fV_{CC}}$	Power Supply Fall Time	0.2	2.0		$\mu S$	
$t_{ON}$	$V_{CC}$ On Time	(1)				See Programming Timing Diagram
$t_{OFF}$	$V_{CC}$ Off Time	(2)				
	Duty Cycle for $V_{CC}$			50	%	$t_{ON} / (t_{OFF} + t_{ON})$

# Isoplanar-Z TTL PROM

## Current-Pulse Programming Specifications

### Current-Pulse Programming Specifications<sup>(4)</sup> (Cont'd)

Symbol	Parameter	Min	Recommended Value	Max	Units	Comments
<b>Read Strobe<sup>5</sup></b>						
t <sub>dRBP</sub>	Read Delay before Programming		3.0		μs	Initial Check
t <sub>w</sub>	Fuse Read Time		1.0		μs	
t <sub>dVcc</sub>	Delay to V <sub>CC</sub> Off		1.0		μs	
t <sub>dRAP</sub>	Delay to Read after Programming		3.0		μs	Verify

### Chip Select

V <sub>CSP</sub>	Chip Select Programming Voltage	20.0	20.0	22.0	V	
I <sub>CSP</sub>	Chip Select Program Current Limit	175	180	185	mA	
V <sub>IL</sub>	Input Voltage LOW	0	0	0.4	V	
V <sub>IH</sub>	Input Voltage HIGH	2.4	5.0	5.0	V	
t <sub>dCS</sub>	Delay to Chip Deselect		1.0		μs	
t <sub>rCS</sub>	Chip Select Pulse Rise Time	3.0	4.0		μs	
t <sub>dAP</sub>	Delay to Chip Select Time	0.2	1.0		μs	
t <sub>fCS</sub>	Chip Select Pulse Fall Time	0.1	0.1	1.0	μs	

### Programming Current-Pulse Train

I <sub>IOP</sub>	Initial Current Pulse		40.0	40.0	mA	80 mA may be applied when programming the 93Z564/93Z565
I <sub>OP(max)</sub>	Output Programming Current Limit	155	160	165	mA	Apply current pulse to selected output
V <sub>OP(max)</sub>	Output Programming Voltage Limit	24	25	26	V	
t <sub>RIOP</sub>	Programming Pulse Rise Time	160	100	100	mA/μs	
t <sub>dBP</sub>	Delay to Initial Programming Pulse	2.0	3.0		μs	V <sub>CSP</sub> must be at minimum
t <sub>PW</sub>	Programming Pulse Widths	8.0	9.0	10.0	μs	
t <sub>fIOP</sub>	Programming Pulse Fall Time <sup>3</sup>	0.1	0.1	.02	μs	
ΔI <sub>OP</sub>	Current Pulse Step Increase	5.0	10.0	10.0	mA	
	Duty Cycle for Programming Pulses	10	50	50	%	Each successive pulse is increased by I <sub>OP</sub>

### Notes

1. Total time V<sub>CC</sub> is on to program fuse is equal to or greater than the sum of all the specified delays, pulse widths and rise/fall times.
2. t<sub>OFF</sub> is equal to or greater than t<sub>ON</sub>.
3. Rise and fall times are from 10% to 90%.

4. Recommended programming temp. T<sub>C</sub> = +25°C ± 10°C.


5. Proceed to next address after read strobe indicates programmed cell.

---

## Notes

---





Product Index and Selection Guide	1
Quality Assurance and Reliability	2
ECL RAMs	3
TTL RAMs	4
MOS Static RAMs	5
ECL PROMs	6
TTL PROMs	7
TTL Programmable Logic	8
Ordering Information and Package Outlines	9
Field Sales Offices	10



# 93Z458/93Z459

## 16 x 48 x 8 Field Programmable Logic Array

Memory and High Speed Logic

### Description


The 93Z458 and 93Z459 are bipolar Field Programmable Logic Arrays (FPLAs) organized with 16 inputs, 48 product terms and eight outputs. The 16 inputs and their complements can be fuse linked to the inputs of 48 AND gates (48 product terms). Each of the 48 AND gates can be fuse linked to eight 48-input OR gates (eight summing terms). Each output may be programmed active HIGH or active LOW. The devices are identical except for the output stage. The 93Z458 has open-collector outputs; the 93Z459 has three-state outputs. In either case, the outputs are enabled when CS is LOW.

- **Commercial Address Access Time — 45 ns Max**
- **Military Address Access Time — 65 ns Max**
- **Fully Programmable Product Array, Summing Array and Output Polarity**
- **Available with Open collector (93Z458) or Three State (93Z459) Outputs**

### Pin Names


A <sub>0</sub> –A <sub>15</sub>	Address Inputs
CS	Chip Select Input
O <sub>0</sub> –O <sub>7</sub>	Data Outputs
V <sub>p</sub>	Programming

### Logic Symbol



### Connection Diagram


#### 28-Pin DIP (Top View)



### Note

The 28-pin Flatpak and the 28-pin Leadless Chip Carrier have the same pinout (Connection Diagram) as the 28-pin DIP.

## Logic Diagram



## Functional Description

The 93Z458 and 93Z459 are bipolar Field Programmable Logic Arrays (FPLAs) organized 16 inputs by 48 product terms by eight outputs. Open-Collector outputs are provided on the 93Z458 for use in wired-OR systems. The 93Z459 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Select for both devices is active LOW, i.e., a HIGH (logic "1") on the  $\overline{CS}$  pin will disable all outputs.


The 93Z458 and 93Z459 both contain a test input line, two test product term lines and a test output line. These test fuses are accessed during both wafer sort and final test and used to assure high programmability and to guarantee DC parameters and AC performance.

The read function is identical to that of a conventional bipolar PLA. That is, a binary address is applied to inputs  $A_0$  through  $A_{15}$ , the chip is selected, and the data is valid at the outputs after  $t_{AA}$ .

Programming is accomplished by following the sequence outlined in the *Programming Specifications* table.

Detailed Logic Diagram

Product Terms-P



### Logic Relationships

Input Term

$A_n$   $n = 0, \dots, 15$ , one of 16 inputs

Product Term

$P_m = \pi_0^{15} (i_n A_n + j_n \bar{A}_n)$   $m = 0, \dots, 47$ , one of 48 product terms

where:

- a)  $i_n = j_n = 1$  (both true and false programmed)
- b)  $i_n \neq j_n$  for programmed input (true or false line programmed)
- c)  $i_n = j_n = 0$  for Don't Care input (unprogrammed input)

$F_r = \sum_0^{47} P_m$

$r = 0, \dots, 7$ , the OR function of the 48 product terms

Summing Term

$S_r = \sum_0^{47} k_m P_m$  where  $k_m = 0$  for product term inactive

$k_m = 1$  for product term active

				Output	
Mode	CS	F <sub>r</sub>	S <sub>r</sub>	Active HIGH	Active LOW
Read	L	H	L	L	H
	L	H	H	H	L
	L	L	X	L	H
Disable	H	X	X	H (93Z458)	H (93Z458)
	H	X	X	High-Z (93Z459)	High-Z (93Z459)

H = HIGH Voltage Levels

L = LOW Voltage Levels

X = Don't Care

By programming, the eight outputs of an FPLA can be made to relate to the 16 inputs as given by the following example:

8 outputs total {

$$O_1 = A_0 \bar{A}_6 A_{14} + \bar{A}_2 \bar{A}_{15} + \bar{A}_0 A_1 \dots A_{15} + \bar{A}_8 A_{10} \bar{A}_{13}$$

One Product Term  
16 input terms max

One Output  
48 product terms max

$$O_2 = \bar{A}_0 \bar{A}_6 A_{14} + \bar{A}_2 \bar{A}_{15}$$

(Output polarity programmed, active HIGH)

$$O_7 = (\bar{A}_8 A_{10} \bar{A}_{13} + A_4 \bar{A}_7 \bar{A}_9 A_{11} \bar{A}_{12})$$

(Output polarity not programmed, active LOW)



### Programming

The 93Z458 and 93Z459 are delivered in an unprogrammed state, characterized by:

- All vertical cells intact
- All 8 output buffers in active LOW state
- All outputs read HIGH

Programming and verifying the Product Matrix, the Summing Matrix, and the Output Polarity are outlined below.

### Program Product Matrix

In the initial unprogrammed state the 48 AND gates of the product matrix are not connected. Programming the vertical cell located by the selection of an input line,  $A_n$ , and the  $m$ th AND gate includes the input term in the logic expression for the  $m$ th AND gate. If all vertical cells were programmed, the resulting logic expression for the AND gates would be  $A_0\overline{A_0}A_1\overline{A_1}\dots A_{15}\overline{A_{15}}$ . In the unprogrammed state, the logic expression for each AND gate is "1".

- Program one input at a time.
- All unused inputs of programmed product terms are not required to be programmed.
- Inputs of unused product lines are not required to be programmed.
- Pin 18 ( $O_0$ ) is in the read mode (open collector). Care must be taken so that this pin is either left open, grounded, or loaded such that the current flowing into the pin does not exceed 16 mA.

1. Connect pin 14 (GND) to ground.
2. Connect pin 28 ( $V_{CC}$ ) to 6.5 V.
3. Apply TTL levels to pins 10 through 13, 15, and 16 ( $O_7$  through  $O_2$ ) to address an on-chip 1-of-48 decoder to select the AND gate to be programmed ( $O_7$  = LSB and  $O_2$  = MSB).
4. Apply +12.0 V to all input pins ( $A_0$  through  $A_{15}$ ).
5. Apply the proper TTL level to an  $A_n$  input pin as follows (program one input at a time):
  - a. If the product term to be programmed contains the input term  $A_n$  (where  $n = 0$  through 15), lower the  $A_n$  pin to a TTL LOW level.
  - b. If the product term to be programmed contains the input term  $\overline{A_n}$ , lower the  $\overline{A_n}$  to a TTL HIGH level.

6. Connect pin 19 ( $\overline{CS}$ ) to 20V.
7. Apply a programming current ramp to pin 1 ( $V_p$ ) according to the Programming Specifications table.
8. Repeat steps 4 through 7 for each input of the selected product term.
9. Repeat steps 3 through 8 for all other product terms to be programmed.

### Verify Product Matrix

1. Connect pin 14 (GND) to ground.
2. Connect pin 28 ( $V_{CC}$ ) to 6.5 V or 4.5 V<sup>1</sup>.
3. Connect pin 19 ( $\overline{CS}$ ) to a TTL HIGH level.
4. Apply TTL levels to pins 10 through 13, 15, and 16 ( $O_7$  through  $O_2$ ) to address an on-chip 1-of-48 decoder to select the product line to be read ( $O_7$  = LSB and  $O_2$  = MSB).
5. Apply +12.0 V to all input pins ( $A_0$  through  $A_{15}$ ).
6. Test the state of the  $A_n$  input as follows:
  - a. Lower the  $A_n$  pin to a TTL HIGH level and sense the voltage on pin 18 ( $O_0$ ).
  - b. Lower the  $A_n$  pin to a TTL LOW level and sense the voltage on pin 18 ( $O_0$ ).
7. The state of the  $A_n$  input is determined as follows:

	$A_n$ = TTL HIGH	$A_n$ = TTL LOW	Condition of $A_n$ for Selected Product Term
Level at Output 0 (notes 2, 3,4)	H	H	Unprogrammed
	H	L	$A_n$ in P-Term
	L	H	$\overline{A_n}$ in P-Term
	L	L	Both $A_n$ and $\overline{A_n}$ in P-Term

8. Repeat steps 5 through 7 for each input of the selected product term.
9. Repeat steps 4 through 8 for all other product terms.

### Notes

1. When verifying each cell immediately after applying the current ramp,  $V_{CC}$  can be held at 6.5V. The verification cycle (blank check or pattern check) must consist of two passes, one at  $V_{CC} = 6.5$  V, one at  $V_{CC} = 4.5$  V.
2.  $O_0$  in this mode functions as an open-collector output.
3. The table above is valid regardless of the polarity (active HIGH or active LOW) of  $O_0$ .
4. Pin 1 ( $V_p$ ) should be either floating or grounded.



### Program Summing Matrix

The inputs to the eight OR gates of the summing matrix are not connected in the unprogrammed state. Programming the vertical cell located by the selection of the  $m$ th AND gate and the  $n$ th summing line includes the product term  $P_m$  (the term programmed into the  $m$ th AND gate) in the logic expression for the  $n$ th OR gate. The  $n$ th summing line is selected by the selection of the  $n$ th output buffer where  $n = 0$  through seven. If all the cells in the OR matrix were programmed, the resulting logic expression (sum of products) for the OR gates would be  $P_0 + P_1 + P_2 \dots + P_{47}$ .

- **Program one output pin at a time.**
- **All unused product lines are not required to be programmed.**

1. Connect pin 14 (GND) to ground.
2. Connect pin 28 ( $V_{CC}$ ) to 6.5 V.
3. Apply TTL levels to pins 4 through 9 ( $A_5$  through  $A_0$ ) to address an on-chip 1-of-48 decoder to select the AND gate to be programmed ( $A_0 = \text{LSB}$  and  $A_5 = \text{MSB}$ ).
4. Apply TTL HIGH level to pins 20 and 21 ( $A_{15}$  and  $A_{14}$ ).
5. Connect the remaining input pins to + 12.0 V.
6. Connect pin 19 ( $\overline{CS}$ ) to 20 V.
7. Apply a current ramp (see Programming Specifications table) at the pin of the output to be programmed. Other output pins should be either left open or tied to a TTL HIGH level.
8. Repeat for all outputs that are to be programmed.

### Verify Summing Matrix

1. Connect pin 14 (GND) to ground.
2. Connect pin 28 ( $V_{CC}$ ) to 6.5 V or 4.5 V.
3. Connect pin 19 ( $\overline{CS}$ ) to TTL LOW level.
4. Apply TTL levels to pins 4 through 9 ( $A_5$  through  $A_0$ ) to address an on-chip 1-of-48 decoder to select the AND gate to be verified ( $A_0 = \text{LSB}$  and  $A_5 = \text{MSB}$ ).
5. Apply a TTL HIGH level to pins 20 and 22 ( $A_{15}$  and  $A_{13}$ ).
6. Connect the remaining input pins to +12.0 V.
7. Sense the voltage on the output pin to be verified. The programming of the selected product line to the output line can be determined as follows:

Output Reads (Note)	Vertical Cell
L	Unprogrammed (inactive)
H	Programmed (active)

#### Note

The condition of the vertical cell can be determined from the table above regardless of the polarity (active HIGH or active LOW) of the output buffer being verified.

8. Repeat step 7 for all outputs to be verified.
9. Repeat for all product terms programmed.

### Program Output Polarity

The initial unprogrammed state of all eight output buffers is active LOW or inverting. To program an output buffer into the active HIGH or non-inverting state, follow the steps shown below:

- **Program one output at a time.**

1. Connect pin 14 (GND) to ground.
2. Connect pin 28 ( $V_{CC}$ ) to 6.5 V.
3. Apply a TTL HIGH level to pins 4 through 9 ( $A_5$  through  $A_0$ ).
4. Apply a TTL HIGH level to pin 20 ( $A_{15}$ ).
5. Connect the remaining input pins to +12.0 V.
6. Connect pin 19 ( $\overline{CS}$ ) to 20V.
7. Apply a programming current ramp (see Programming Specifications table) to the pin of the output to be programmed. Other output pins should be either left open or tied to a TTL HIGH level.

### Verify Output Polarity

1. Connect pin 14 (GND) to ground.
2. Connect pin 28 ( $V_{CC}$ ) to 6.5 V or 4.5 V.
3. Connect pin 19 ( $\overline{CS}$ ) to a TTL LOW level.
4. Apply a TTL HIGH level to pins 4 through 9 ( $A_5$  through  $A_0$ ).
5. Apply a TTL HIGH level to pins 21 and 22 ( $A_{14}$  and  $A_{13}$ ).
6. Connect the remaining input pins to + 12.0 V.
7. Sense the voltage on the pin of the output buffer to be verified. The condition of the output can be determined as follows:

Output Reads	Output State
H	Active LOW
L	Active HIGH

8. Repeat step 7 with  $V_{CC}$  at the LOW  $V_{CC}$  Read recommended value.

The table given below summarizes the full programming and verifying procedures.

#### Summary of Pin Voltages (Volts)

	Read	Program Product Matrix	Verify Product Matrix	Program Summing Matrix	Verify Summing Matrix	Program Output Polarity	Verify Output Polarity
Pin 1 ( $V_P$ )	***	*****	***	***	***	***	***
Pin 2 ( $A_7$ )	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 3 ( $A_6$ )	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 4 ( $A_5$ )	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 5 ( $A_4$ )	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 6 ( $A_3$ )	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 7 ( $A_2$ )	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 8 ( $A_1$ )	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 9 ( $A_0$ )	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 10 ( $O_7$ )	READ	TTL	TTL	****	READ	****	READ
Pin 11 ( $O_6$ )	READ	TTL	TTL	****	READ	****	READ
Pin 12 ( $O_5$ )	READ	TTL	TTL	****	READ	****	READ
Pin 13 ( $O_4$ )	READ	TTL	TTL	****	READ	****	READ
Pin 14 (GND)	GND	GND	GND	GND	GND	GND	GND
Pin 15 ( $O_3$ )	READ	TTL	TTL	****	READ	****	READ
Pin 16 ( $O_2$ )	READ	TTL	TTL	****	READ	****	READ
Pin 17 ( $O_1$ )	READ	**	**	****	READ	****	READ
Pin 18 ( $O_0$ )	READ		READ	****	READ	****	READ
Pin 19 ( $CS$ )	TTL LOW	20.0	TTL HIGH	20.0	TTL LOW	20.0	TTL LOW
Pin 20 ( $A_{15}$ )	TTL	12.0*	12.0*	TTL HIGH	TTL HIGH	TTL HIGH	12.0
Pin 21 ( $A_{14}$ )	TTL	12.0*	12.0*	TTL HIGH	12.0	12.0	TTL HIGH
Pin 22 ( $A_{13}$ )	TTL	12.0*	12.0*	12.0	TTL HIGH	12.0	TTL HIGH
Pin 23 ( $A_{12}$ )	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 24 ( $A_{11}$ )	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 25 ( $A_{10}$ )	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 26 ( $A_9$ )	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 27 ( $A_8$ )	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 28 ( $V_{CC}$ )	5.0	6.5	6.5	6.5	6.5	6.5	6.5

\*For selection of input apply TTL HIGH or TTL LOW


\*\*Left open or TTL HIGH

\*\*\*Left open or grounded


\*\*\*\*Left open, TTL HIGH, or programming current ramp

\*\*\*\*\*Programming current ramp


**Product Matrix**  
**Programming Timing Diagram**



**Output Polarity**  
**Programming Timing Diagram**



### Summing Matrix Programming Timing Diagram



**Note:** Current Pulse programming may be used in place of Current Ramp programming. See pages 7-20 and 7-21

### Programming Specifications (4)

Symbol	Parameter	Min	Recommended Value	Max	Units	Comments
<b>Power Supply</b>						
$V_{CC}$	Power Supply Voltage	6.4	6.5	6.6	V	Typical $I_{CC}$ at 6.5 V = 250 mA
$t_{rV_{CC}}$	Power Supply Rise Time <sup>(3)</sup>	0.2	2.0		$\mu s$	
$t_{fV_{CC}}$	Power Supply Fall Time	0.2	2.0		$\mu s$	
$t_{ON}$	$V_{CC}$ On Time	(1)				See Programming Timing Diagram
$t_{OFF}$	$V_{CC}$ Off Time	(2)				
	Duty Cycle for $V_{CC}$			50	%	$t_{ON} / (t_{OFF} + t_{ON})$

## Programming Specifications (4) (Cont'd)

Symbol	Parameter	Min	Recommended Value	Max	Units	Comments
<b>Read Strobe</b>						
$t_{dRBP}$	Read Delay before Programming		3.0		$\mu\text{S}$	Initial Check
$t_w$	Fuse Read Time		1.0		$\mu\text{S}$	
$t_{dVCC}$	Delay to $V_{CC}$ Off		1.0		$\mu\text{S}$	
$t_{dRAP}$	Delay to Read after Programming		3.0		$\mu\text{S}$	Verify
$V_Z$	Input Level during Program & Verify	11.0	12.0	12.0	V	

## Chip Select

$V_{CSP}$	Chip Select Programming Voltage	19.5	20.0	20.5	V	
$I_{CSP}$	Chip Select Program Current Limit	175	180	185	mA	
$V_{IL}$	Input Voltage LOW	0	0	0.4	V	
$V_{IH}$	Input Voltage High	2.4	5.0	5.0	V	
$t_{dCS}$	Delay to Chip Deselect		1.0		$\mu\text{S}$	
$t_{rCS}$	Chip Select Pulse Rise Time	3.0	4.0		$\mu\text{S}$	
$t_{dAP}$	Delay to Chip Select Time	0.2	1.0		$\mu\text{S}$	
$t_{fCS}$	Chip Select Pulse Fall Time	0.1	0.1	1.0	$\mu\text{S}$	

## Current Ramp

$I_{OPLP}$	Programming Current Linear Point		10	20	mA	Point after which the programming current ramp must rise at a linear slew rate
$I_{OP(max)}$	Output Programming Current Point	155	160	165	mA	Apply current ramp to selected output
$V_{OP(max)}$	Output Programming Voltage Limit	24	25	26	V	
$SR_{IOP}$	Current Slew Rate	0.9	1.0	1.1	mA/ $\mu\text{S}$	Constant after Linear Point
$V_{PS}$	Blow Sense Voltage	0.7			V	
$t_{dBP}$	Delay to Programming Ramp	2.0	3.0		$\mu\text{S}$	$V_{CSP}$ must be at minimum specification
$t_{LP}$	Time to Reach Linear Point	0.2	1.0	10	$\mu\text{S}$	
$t_{SS}$	Program Sense Inhibit	2.0	3.0	10	$\mu\text{S}$	
$t_{IP}$	Time to Program Fuse	3.0		150	$\mu\text{S}$	
$t_{hAP}$	Programming Ramp Hold Time	1.4	1.5	1.6	$\mu\text{S}$	After fuse programs
$t_{fIOP}$	Program Ramp Fall Time		0.1	0.2	$\mu\text{S}$	
$t_{SA}$	Time to Address Setup	0.3	0.5		$\mu\text{S}$	

## Notes

1. Total time  $V_{CC}$  is on to program fuse is equal to or greater than the sum of all the specified delays, pulse widths and rise/fall times.
2.  $T_{OFF}$  is equal to or greater than  $t_{ON}$ .
3. Rise and fall times are from 10% to 90%.
4. Recommended programming temp.  $T_A = +25^\circ\text{C} \pm 10^\circ\text{C}$ .



## 16 x 48 x 8 FPLA Program Table

This Portion to be Completed by Fairchild

Customer Name \_\_\_\_\_  
 Purchase Order # \_\_\_\_\_  
 Fairchild Device # \_\_\_\_\_  
 Total Number of Parts \_\_\_\_\_  
 Program Table # \_\_\_\_\_ Rev \_\_\_\_\_ Date \_\_\_\_\_

CF (XXXX) \_\_\_\_\_

Customer Symbolized Part # \_\_\_\_\_

Date Received \_\_\_\_\_

Comments \_\_\_\_\_

Program Table Entries																											
Input Variable							Output Function														Output Active Level						
$A_n$	$\bar{A}_n$	Immaterial					Product Term Present in $F_r$							Product Term Not Present in $F_r$							Active HIGH			Active LOW			
H	L	- (dash)					A							• (period)							H			L			
<b>Note</b> Enter (—) for <i>unused</i> inputs of <i>used</i> P terms							<b>Notes</b> 1) Entries independent of output polarity 2) Enter (A) for <i>unused</i> outputs of <i>used</i> P terms														<b>Notes</b> 1) Polarity programmed once only 2) Enter (L) for all <i>unused</i> outputs						

Product Term*																	Active Level										
No.	Input Variable							Output Function*																			
	1 5	1 4	1 3	1 2	1 1	1 0		9	8	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0		
0																											
1																											
2																											
3																											
4																											
5																											
6																											
7																											
8																											
9																											
10																											
11																											
12																											
13																											
14																											
15																											
16																											
17																											
18																											
19																											
20																											
21																											
22																											
23																											
24																											
25																											
26																											
27																											
28																											
29																											
30																											
31																											
32																											
33																											
34																											
35																											
36																											
37																											
38																											
39																											
40																											
41																											
42																											
43																											
44																											
45																											
46																											
47																											

\*Input and Output fields of *unused* P-terms can be left blank



**DC Performance Characteristics:** Over guaranteed operating ranges unless otherwise noted

Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Unit	Condition
V <sub>IL</sub>	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V <sub>IC</sub>	Input Clamp Diode Voltage			-1.2	V	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18 mA
V <sub>OL</sub>	Output LOW Voltage		0.30	0.45	V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16 mA
V <sub>OH</sub>	Output HIGH Voltage (93Z459 only)	2.4			V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -2.0 mA
I <sub>IL</sub>	Input LOW Current		-120	-250	μA	V <sub>CC</sub> = Max, V <sub>IL</sub> = 0.45 V
I <sub>IH</sub>	Input HIGH Current			40	μA	V <sub>CC</sub> = Max, V <sub>IH</sub> = 2.4 V
I <sub>OHZ</sub>	Output Leakage Current for High Impedance State (93Z459 only)			50 -50	μA	V <sub>OH</sub> = 2.4 V V <sub>OL</sub> = 0.4 V 0°C to +75°C
I <sub>OHZ</sub>	Output Leakage Current for High Impedance State (93Z459 only)			100 -100	μA	V <sub>OH</sub> = 2.4 V V <sub>OL</sub> = 0.4 V -55°C to +125°C
I <sub>CEX</sub>	Output Leakage Current (93Z458 only)			50	μA	V <sub>CC</sub> = 5.25 V, V <sub>CEX</sub> = 4.95 V, 0°C to +75°C Chip Deselected
I <sub>CEX</sub>	Output Leakage Current (93Z458 only)			150	μA	V <sub>CC</sub> = 5.5 V, V <sub>CEX</sub> = 5.2 V, -55°C to +125°C Chip Deselected
I <sub>OS</sub>	Output Short-Circuit Current (93Z459 only)	-15	-35	-90	mA	V <sub>CC</sub> = Max, V <sub>O</sub> = 0 V, Note 2
I <sub>CC</sub>	Power Supply Current			170	mA	V <sub>CC</sub> = Max, Chip Selected,
C <sub>IN</sub>	Input Pin Capacitance <sup>(3)</sup>		4.0		pF	V <sub>CC</sub> = 5.0 V, V <sub>IN</sub> = 2.0 V, f = 1.0 MHz, $\overline{CS} = V_{IH}$
C <sub>O</sub>	Output Pin Capacitance <sup>(3)</sup>		7.0		pF	V <sub>CC</sub> = 5.0V, V <sub>O</sub> = 2.0 V, f = 1.0 MHz, $\overline{CS} = V_{IH}$

**Commercial****AC Performance Characteristics:** V<sub>CC</sub> = 5.0 V ± 5%, GND = 0 V, T<sub>C</sub> = 0°C to + 75°C


Symbol	Characteristic	Max	Unit	Condition
t <sub>AA</sub>	Address to Output Access Time	45	ns	See AC Output Load
t <sub>ACS</sub>	Chip Select to Output Access Time	30	ns	See AC Output Load
t <sub>CD</sub>	Chip Select to Output Disable Time	30	ns	See AC Output Load

Notes on following page




**Military****AC Performance Characteristics:**  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $GND = 0 \text{ V}$ ,  $T_C = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ 

Symbol	Characteristic	Max	Unit	Condition
$t_{AA}$	Address to Output Access Time	65	ns	See AC Test Output Load
$t_{ACS}$	Chip Select to Output Access Time	30	ns	See AC Test Output Load
$t_{CD}$	Chip Select to Output Disable Time	30	ns	See AC Test Output Load

1. Typical values are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_C = +25^\circ\text{C}$  and maximum loading.
2. Not more than one output to be shorted at a time. Duration of the short circuit should not exceed one second.
3. These parameters are not 100% tested, but are checked during initial design and during design changes.

**Fig. 1 AC Test Loads**

\*Includes jig and scope capacitance

**Fig. 3 Read Mode Timing****Fig. 2 Chip Select Timing****Ordering Information****Packages**

D = Ceramic DIP  
 F = Flatpak  
 L = Leadless Chip Carrier  
 P = Plastic DIP

**Temperature Ranges**

C =  $0^\circ\text{C}$  to  $+75^\circ\text{C}$   
 M =  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$

**Optional Processing**

QB = Mil Std 883  
 Method 5004 & 5005, Level B  
 QR = Commercial Device with  
 160 Hour Burn In or Equivalent

## 16P8B, 16RP8B, 16RP6B, 16RP4B Programmable Logic Array

### Description

The FASTPLA 16P8B Series of high-performance bipolar programmable logic arrays provide 15 ns maximum propagation delays and are fully compatible with industry standard medium 20-pin PAL® devices. Designed to enhance the flexibility of the FAST family, FASTPLA 16P8B Series offers advanced architectural features including programmable output polarity, power-up reset, and power-up three-state. The devices are designed for full AC/DC testability and are manufactured with Fairchild's highly reliable Isoplanar-Z vertical-fuse technology.


- **Extension of FAST Product Line**
- **15 ns Maximum Propagation Delays (-55°C to +125°C)**
- **180 mA Maximum I<sub>CC</sub> Current**
- **Fully Compatible with Medium 20-Pin PAL® Devices**
- **Individually Programmable Output Polarity**
- **Power-Up Reset and Three-State**
- **High Programming Yields Using Highly Reliable Vertical-Fuse Technology**
- **Complete AC/DC Testability**
- **Security Fuse to Prevent Unauthorized Duplication**
- **Available in 300-mil Plastic and Ceramic DIP, Ceramic LCC, and Flatpak Packages**

### Pin Names


I <sub>0</sub> - I <sub>9</sub>	Input
O <sub>0</sub> , O <sub>7</sub>	Output
I/O <sub>1</sub> - I/O <sub>6</sub>	Bi-Directional Output

### Connection Diagram

20-Pin DIP (Top View)



### Logic Symbol




V<sub>CC</sub> = pin 20  
GND = pin 10

FASTPLA 16P8B Series Summary

		16P8	16RP4	16RP6	16RP8
INPUTS	Dedicated	10	8	8	8
	Clock	—	1	1	1
LOGIC	7-Wide AND/OR	8	4	2	—
	8-Wide AND/OR	—	4	6	8
OE	Individually Programmable	8	4	2	—
	Dedicated	—	4	6	8
OUTPUTS	Programmable Polarity	8	8	8	8
	Bi-Directional	6	4	2	—
	Dedicated	2	—	—	—
	Registered (with feedback)	—	4	6	8

16P8 Functional Diagram



16P8 Functional Description


The FASTPLA 16P8B is a bipolar TTL programmable logic array (PLA) consisting of a programmable AND array feeding a fixed OR array. It is organized with 10 dedicated inputs, 2 dedicated outputs, and 6 bi-directional input/outputs as given in the family summary chart. Standard sum-of-products (SOP) form is equated at the output of the OR array as shown in the functional diagram. By use of the programmable output polarity feature, designs can be configured for 16L8 and 16H8 versions. Additionally, the output polarity can be individually programmed. Each output buffer is enabled by a dedicated active HIGH product term.

Initially all vertical fuse cells are unprogrammed. The unprogrammed output polarity fuses are equivalent to low impedance connections from the exclusive OR gate to ground. Hence, all outputs are initially active LOW. Once the polarity fuse is programmed, the output is permanently active HIGH.

At power-on, outputs remain in the high impedance state until DC power supply conditions are met, after which they are controlled by dedicated programmable enable product terms.


C = 0° to +75°C. Case

Logic Diagram 16P8B





16RP4, 16RP6, 16RP8 Functional Diagram



### Functional Description

The FASTPLA 16RP4, 16RP6, 16RP8 are bipolar TTL programmable logic arrays (PLA) incorporating synchronous D-type registers at the output of the fixed OR array. The 16RP4, 16RP6 have both combinational output cells with feedback and programmable output enable, and sequential output cells with register feedback and dedicated output enable. The 16RP8 has eight sequential output cells with register feedback and dedicated output enable. Refer to the FASTPLA summary chart for the particulars of each device.

Standard sum-of-products (SOP) form is equated at the output of the OR array as shown in the functional diagram. Programmable output polarity gives the user more flexibility in design. Each output polarity may be individually defined active HIGH or active LOW.

At power-on, outputs remain in the high impedance state until DC power supply conditions are met, thereafter changing state according to the inputs (combinational cell) or output enable (sequential cell). At power on all


registers are initialized to a logical LOW, thereby setting all outputs to a logical HIGH. At the first LOW-to-HIGH-transition of the clock pulse, the output state will change according to the specified D-inputs. This power-on reset feature assures the user that the registers will begin clocking from a known state and hence simplifies sequential machine design and testing.

For testability, register preload is provided. It allows the user to individually preset the registers to either a HIGH or LOW level through the use of an 11 V control signal. This allows all states of a sequential design to be tested.


Initially all vertical fuse cells are unprogrammed. The outputs of the AND array are active HIGH true, thereby causing the outputs of the OR array to be HIGH true. All unprogrammed output polarity fuses are equivalent low impedance connections from the exclusive OR gate to ground. All combinational outputs read active LOW true and are enabled. Prior to the first LOW to HIGH clock transition, registered outputs read active HIGH true and are enabled according to the state of the OE pin.




Logic Diagram 16RP8B



Logic Diagram 16RP6B



Logic Diagram 16RP4B




## State of Delivery

- Programmability Verified
- All AND Gates are Active HIGH True
- All OR Outputs are Active HIGH True
- All Combinational Outputs are Enabled
- All Combinational Outputs are Active LOW True
- All Registered Outputs are Initialized Active HIGH True
- Security Fuse is Unprogrammed

Shown below are unprogrammed and programmed fuse map relationships:


## OUTPUT POLARITY

### UNPROGRAMMED



O <sub>n</sub> STATUS	F <sub>n</sub> STATUS	CODE
ACTIVE LOW	ACTIVE HIGH	X*


### PROGRAMMED



O <sub>n</sub> STATUS	F <sub>n</sub> STATUS	CODE
ACTIVE HIGH	ACTIVE LOW	—


## 'AND' ARRAY

### UNPROGRAMMED



P <sub>n</sub> STATE	CODE
LOGIC '1'	—

### PROGRAMMED



P <sub>n</sub> STATE	CODE
LOGIC '0'	X*

S<sub>n</sub> = SUMMING OUTPUT  
P<sub>n</sub> = PRODUCT TERM  
F<sub>n</sub> = EXCLUSIVE OR OUTPUT  
I<sub>n</sub> = INPUT VARIABLE  
O<sub>n</sub> = OUTPUT VARIABLE

\* An 'X' represents a low impedance connection.

**Absolute Maximum Rating:** Above which the useful life may be impaired<sup>1</sup>

Storage Temperature	-65°C to +150°C
Ambient Temperature Under Bias	-55°C to +125°C
Junction Temperature Under Bias	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-1.5 V to +7.0 V
Input Voltage <sup>2</sup>	-1.5 V to +7.0 V
Input Voltage Pin 1, Program Mode	-1.5 V to +21.0 V
Input Voltage Pin 11, Program Mode	-1.5 V to +12.0 V
Input Voltage Pins 2, 12-19 <sup>7</sup>	-1.5 V to +12.0 V
Input Current <sup>2</sup>	-18.0 mA to +5.0 mA
Input Current Pin 1, Program Mode	+160.0 mA
Voltage Applied to Outputs (Async)	-0.5 V to V <sub>CC</sub> max. V
Voltage Applied to Outputs (Registered)	-0.5 V to V <sub>CC</sub> max. V
Current Applied to Outputs	+100.0 mA

**DC Performance Characteristics:** Over guaranteed operating ranges unless otherwise noted

Symbol	Parameter	Min	Max	Units	V <sub>CC</sub> <sup>1</sup>	Conditions
I <sub>CC</sub>	Supply Current		180	mA	Max	All Inputs Equal 0.0 V Outputs Open
V <sub>IH</sub> <sup>2,3</sup>	Input HIGH Voltage	2.0		V	Max	Recognized as a HIGH Signal Over Recommended V <sub>CC</sub> and T <sub>A</sub> Range
V <sub>IL</sub> <sup>2,3</sup>	Input LOW Voltage		0.8	V	Max	Recognized as a LOW Signal Over Recommended V <sub>CC</sub> and T <sub>A</sub> Range
V <sub>Z</sub>	Control Voltage	10.5	11.5	V	Min	
V <sub>CD</sub>	Input Clamp Diode Voltage		-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage Mil Comm	2.4 2.7		V	Min	V <sub>IL</sub> = 0.0 V V <sub>IH</sub> = 3.0 V I <sub>OH</sub> = -3.2 mA Comm -2.0 mA Mil
V <sub>OL</sub>	Output LOW Voltage		0.5	V	Min	V <sub>IL</sub> = 0.0 V V <sub>IH</sub> = 3.0 V I <sub>OL</sub> = 24 mA Comm 20 mA Mil
I <sub>IH</sub> <sup>4</sup>	Input HIGH Current		25	μA	Max	V <sub>IN</sub> = 2.7 V
I <sub>I</sub> <sup>4</sup>	Input HIGH Current		25	μA	Max	V <sub>IN</sub> = 5.5 V
I <sub>IL</sub> <sup>4</sup>	Input LOW Current		-250	μA	Max	V <sub>IN</sub> = 0.5 V
I <sub>OZH</sub> <sup>4</sup>	Output Leakage Current		50	μA	Max	V <sub>OUT</sub> = 2.7 V
I <sub>OZL</sub> <sup>4</sup>	Output Leakage Current		-50	μA	Max	V <sub>OUT</sub> = 0.5 V
I <sub>OS</sub> <sup>5</sup>	Output Short Circuit	-60	-150	mA	Max	V <sub>OUT</sub> = 0.0 V
C <sub>IN</sub> <sup>6</sup>	Input Capacitance		15	pF		V <sub>IN</sub> = 2.0 V, f = 1 MHz
C <sub>OUT</sub> <sup>6</sup>	Output Capacitance		15	pF		V <sub>IN</sub> = 2.0 V, f = 1 MHz
C <sub>IO</sub> <sup>6</sup>	Bi-Directional Pin Cap.		15	pF		V <sub>IN</sub> = 2.0 V, f = 1 MHz




**AC Performance Characteristics:**  $V_{CC} = 5.0 \text{ V} \pm 5\%$  (com.),  $V_{CC} = 5.0 \text{ V} \pm 10\%$  (mil.),  $GND = 0\text{V}$ .

Parameter	Description	Switch <sup>8</sup>	Commercial		Military		Units
			Min	Max	Min	Max	
$t_{PD}$	Input or Feedback to Non-Registered Outputs	Open		15		15	ns
$t_{PZX}^6$	Input to Output Enable    ZH ZL	Open Closed		15		15	ns
$t_{PXZ}^6$	Input to Output Disable   HZ LZ	Open Closed		15		15	ns
$t_{PZX}$	Pin 11 To Output Enable   ZH ZL	Open Closed		12		15	ns
$t_{PXZ}$	Pin 11 to Output Disable   HZ LZ	Open Closed		12		15	ns
$t_{CO}$	Clock to Output	Open		10		10	ns
$t_{SU}$	Input or Feedback Setup Time		15		15		ns
$t_H$	Hold Time		0		0		ns
$t_P$	Clock Period		20		25		ns
$t_{WL}^9$	Clock Width LOW		9		11		ns
$t_{WH}^9$	Clock Width HIGH		8		10		ns
$f_{MAX}$	Maximum Clock Frequency		50		40		MHz

## Performance Characteristics Notes

1. Unless otherwise restricted or extended by detail specification.
2. Either input voltage or current limit sufficient to protect inputs.
3. These are absolute values with respect to pin 10 (device ground) and includes all overshoots due to system AND/OR tester noise.
4. I/O pin leakage is the worst case of  $I_{OZX}$ ,  $I_{IX}$ ,  $X = H/L$ .
5. For testing  $I_{OS}$ , the use of HIGH speed test apparatus AND/OR sample and hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. For any sequence of parameter tests,  $I_{OS}$  tests should be performed last. Only one output should be shorted at a time.
6. These parameters are not 100% tested but are periodically sampled.
7. Preload/clear functions on registered outputs only. The output must be three-stated before  $V_Z$  may be applied.
8. See AC test loads.
9.  $t_{WH} + t_{WL} \geq 20 \text{ ns}$  (com.),  $t_{WH} + t_{WL} \geq 25 \text{ ns}$  (mil.).





## AC Test Loads



\*INCLUDES JIG AND PROBE CAPACITANCE




## AC Waveforms



## Power-up Three-state

All outputs will be disabled when  $V_{CC}$  is less than approximately 3.0V (+25°C)




\* $t_{ZU}$  and  $t_{DZ}$  are less than 0.1  $\mu$ s

### Power-Up Reset

Two conditions are required to ensure a valid power-up reset:


1.  $V_{CC}$  must rise to recommended DC value.
2. After reset, the clock input must be held LOW for time  $t_{SU}$  before clocking.



### Preload of Registered Outputs for Testability


To preload a register to an active HIGH level, the following steps are required:

1. Apply a logic HIGH level voltage to the output enable input (Pin 11) to three-state the device.
2. After the specified time ( $t_{XZ}$ ) raise desired output pin to the control voltage level ( $V_Z$ ) and hold for the specified time ( $t_{CLR}$ ). (Register is set HIGH, output active LOW).



To preload all registers simultaneously to an active LOW level, the following steps are required:

1. Raise input Pin 2 to the control voltage ( $V_Z$ ) for the specified time ( $t_{set}$ ). (All registers reset LOW, all outputs will be set active HIGH true).



## Programming

The FASTPLA 16P8B Series is programmed by applying a control signal to the Edit Enable pin (pin 11) and appropriate programming waveforms to the Fusing Supply (pin 1). Individual fuses are addressed by applying TTL levels to the row and column address inputs. The Edit Output pin (pin 12 open collector output) is active HIGH when the selected fuse has been programmed.

Programming Sequence\*:

1. Connect pin 10 (GND) to Ground.
2. Connect pin 20 ( $V_{CC}$ ) to 5.5 V.
3. Connect pin 11 (Edit Enable) to 11 V.
4. Connect pin 12 (Edit Output) to  $V_{CC}$  through a 1-2K resistor.
5. Connect pin 1 (Fusing Supply) to fusing current source.
6. Apply TTL levels to  $C_0$ - $C_6$  and  $R_0$ - $R_5$  to address desired vertical fuse cell.
7. Apply programming current pulse train to pin 1 reading pin 12 between pulses. Terminate the pulse train when pin 12 is TTL HIGH.
8. Repeat steps 6 and 7 for the next address.

Verification Sequence\*:


1. Connect pin 10 (GND) to Ground.
2. Connect pin 20 ( $V_{CC}$ ) to 5.5 V.
3. Connect pin 11 (Edit Enable) to 11 V.
4. Connect pin 12 (Edit Output) to  $V_{CC}$  through a 1-2K resistor.
5. Apply TTL levels to  $C_0$ - $C_6$  and  $R_0$ - $R_5$ .
6. Read pin 12, TTL HIGH - programmed cell,  
TTL LOW - unprogrammed cell.

\*For additional information request Fairchild's complete programming algorithm specification.

## Security Fuse

The security fuse is initially unprogrammed to allow editing and programming of the device. When programmed, the security fuse disables the verification circuitry on the device, thereby protecting the design from unauthorized duplication. Programming is accomplished by following the sequence as outlined in the programming specifications table.

### Programming Timing Diagram



### Programming Specification Notes


1. Total time  $V_{CC}$  is on to program cell is equal to or greater than the sum of all the specified delays, pulse width and rise/fall times
2.  $t_{off} \geq t_{on}$
3. Rise & fall times are from 10% to 90%
4. Recommended programming temperature,  $t_p = +25^\circ C \pm 10^\circ C$
5. Proceed to next address after pin 12 indicates a programmed cell
6. Return to input and/or output function when address is invalid
7. Does not include rise and fall times

# Programming Specifications<sup>4</sup>

Symbol	Parameter	Min	Recommended Values	Max	Units	Comments
<b>Power Supply</b>						
V <sub>CC</sub>	Power Supply Voltage	5.4	5.5	5.6	V	
t <sub>rVCC</sub>	Power Supply Rise Time	0.2	2.0		μs	See Note 3
t <sub>fVCC</sub>	Power Supply Fall Time	0.2	2.0		μs	See Note 3
t <sub>onVCC</sub>	V <sub>CC</sub> on Time <sup>1</sup>					See Programming Timing Diagram
t <sub>offVCC</sub>	V <sub>CC</sub> off Time <sup>2</sup> Duty Cycle for V <sub>CC</sub>			50%		t <sub>on</sub> /(t <sub>on</sub> + t <sub>off</sub> )
<b>Edit Enable Power Supply</b>						
V <sub>EN</sub>	Edit Enable Supply Voltage	10.5	11.0	11.5	V	Applied to Pin 11
t <sub>dEN</sub>	Delay to Enable	1.0	2.0		μs	V <sub>CC</sub> Settling Time
t <sub>rEN</sub>	Enable Rise Time	0.4	2.0		μs	See Note 3
t <sub>fEN</sub>	Enable Fall Time	0.4	2.0		μs	See Note 3
t <sub>dA</sub>	Delay to Address	0.1	1.0		μs	Delay from 90% of V <sub>EN</sub> until Addresses are Valid <sup>6</sup>
t <sub>dEA</sub>	Delay to Address Invalid			1.0	μs	Delay from 90% of V <sub>EN</sub> until Addresses are Invalid <sup>6</sup>
t <sub>dVCC</sub>	Delay to V <sub>CC</sub> off	1.0	2.0		μs	
t <sub>onEN</sub>	V <sub>EN</sub> on Time					See Programming Timing Diagram
t <sub>offEN</sub>	V <sub>EN</sub> off Time Duty Cycle for V <sub>EN</sub>			50%		t <sub>on</sub> /(t <sub>on</sub> + t <sub>off</sub> )
V <sub>IL</sub>		0	0	0.4	V	
V <sub>IH</sub>		2.4	5.0	5.0	V	
<b>Read Strobe<sup>5</sup></b>						
t <sub>dAR</sub>	Delay from Valid Address to to Valid Read	0.1	0.5		μs	Initial Check
t <sub>dRP</sub>	Delay from Read to Programming Pulse	0.1			μs	
t <sub>dPR</sub>	Delay from Programming Pulse to Read	2.0			μs	Verify
t <sub>w</sub>	Cell Read Time		1.0		μs	
<b>Programming Current Pulse Train</b>						
I <sub>op</sub>	Initial Current Pulse	40	40	60	mA	Current on Pin 1
I <sub>opmax</sub>	Prog. Current Limit	140	140	160	mA	Current on Pin 1
V <sub>opmax</sub>	Prog. Voltage Limit	19	20	20	V	Voltage on Pin 1
t <sub>rlop</sub>	Prog. Pulse Rise Time	0.3	1.0	1.45	μs	See Note 3
t <sub>flap</sub>	Prog. Pulse Fall Time		0.1	0.5	μs	See Note 3
t <sub>dBp</sub>	Delay to I <sub>op</sub>	2	3		μs	Delay from Address Valid
t <sub>pw</sub>	Pulse Width	6	7	8	μs	See Note 7
I <sub>op</sub>	Current Pulse Step	5	10	10	mA	Each Successive Pulse is Increased by Delta I <sub>op</sub>
	Duty Cycle for Prog. Pulse	10	50	50	%	

See Notes on Page 15

---

**Ordering Information****Packages**

SD = Slim Ceramic DIP  
F = Flatpak  
L = Leadless Chip Carrier  
SP = Slim Plastic DIP

**Temperature Ranges**

C = 0°C to +75°C  
M = -55°C to +125°C

**Optional Processing**

QB = Mil Std 883  
Method 5004 & 5005, Level B  
QR = Commercial Device with  
160 Hour Burn in

---

## Notes

---



---

## Notes

---




Product Index and Selection Guide	1
Quality Assurance and Reliability	2
ECL RAMs	3
TTL RAMs	4
MOS Static RAMs	5
ECL PROMs	6
TTL PROMs	7
TTL Programmable Logic	8
Ordering Information and Package Outlines	9
Field Sales Offices	10

## Package Availability

Part Number	Side-Brazed	Cerdip	Plastic DIP	Leadless Chip Carrier	Cerpak
<b>ECL RAMs</b>					
F100145	—	6Y	—	—	4V
F100402	—	4J	—	—	3L
F100415	—	6D	—	—	3L
F100422	—	6Y	—	—	4V
F100474	—	SH	—	—	SI
F10145A	—	4J	—	—	3L
F10402	—	4J	—	—	3L
F10415	—	6D	—	—	3L
F10422	—	6Y	—	—	4V
F10474	—	SH	—	—	SI
<b>TTL RAMs</b>					
93415	—	6D	9B	—	3L
93L415	—	6D	9B	—	3L
93422	—	6S	4K	2I	4P
93L422	—	6S	4K	2I	4P
93425	—	6D	9B	—	3L
93L425	—	6D	9B	—	3L
93425H	—	6D	9B	—	3L
93479	—	6S	—	—	—
<b>MOS Static RAMs</b>					
F1600	MB	—	RB	MC	—
F1601	MB	—	RA, RB	MC	—
<b>ECL PROMs</b>					
F100Z416	—	6D	—	—	3L
F10Z416	—	6D	—	—	3L
<b>TTL PROMs</b>					
93Z450	—	7L, 4H	9N	2J	4P
93Z451	—	7L, 4H	9N	2J	4P
93Z510	—	7L, 4H	9N	1J	4X
93Z511	—	7L, 4H	9N	1J	4X
93Z564	7S	—	—	1J	—
93Z565	7S	—	—	1J	—
93Z611	—	7L, 4H	RA	2J	4X
93Z667	SB	—	—	—	—
<b>TTL Programmable Logic</b>					
93Z458	—	8S	9Y	2J	2E
93Z459	—	8S	9Y	2J	2E
16P8B	—	4E	9Z	SE	—
16RP4B	—	4E	9Z	SE	—
16RP6B	—	4E	9Z	SE	—
16RP8B	—	4E	9Z	SE	—

# Package Outlines


## 4J 16-Pin Cerdip (.300)



### Notes

Pins are solder or tin-plated alloy 42 or equivalent  
Pins are intended for insertion in hole rows on .300 (7.62) centers  
They are purposely shipped with "positive" misalignment to facilitate insertion  
Board drilling dimensions should equal your practice for .030 (0.76) inch diameter holes  
Hermetically sealed alumina package  
Package weight is 2.0 grams  
Dimensions include glass over-run, misalignment, etc...  
Minimum width .023 on corner pins  
Lead thickness and width may increase by .003 (0.08) when lead finish is applied.

## 6D 16-Pin Cerdip (.300)




### Notes

Pins are solder or tin-plated alloy 42 or equivalent  
Pins are intended for insertion in hole rows on .300 (7.62) centers  
They are purposely shipped with "positive" misalignment to facilitate insertion  
Board-drilling dimensions should equal your practice for .030 (0.76) inch dia. holes  
Hermetically sealed alumina package  
Package weight is 2.2 grams  
These dimensions include misalignment, glass over-run etc...  
Lead thickness and width may increase by .003 (0.08) when lead finish is applied.

All dimensions in inches **bold** and millimeters (parentheses)


## 9B 16-Pin Plastic DIP (.300)



### Notes

Pins are solder or tin-plated alloy 42 or equivalent  
 Package material is plastic  
 Pins are intended for insertion in hole rows on .300 (7.63) centers  
 They are purposely shipped with "positive" misalignment to facilitate insertion  
 Package weight is 1.0 gram  
 Package dimensions do not include permissible flash  
 Lead thickness and width may increase by .003 (0.08) when lead finish is applied

## 3L 16-Pin Cerpak




### Notes

Pins are solder or tin-plated alloy 42 or equivalent  
 Base and cap are black alumina  
 Package weight is 0.5 gram  
 These dimensions include misalignment, glass over-run etc...  
 Lead thickness and width may increase by .003 (0.08) when lead finish is applied

# Package Outlines


## 4E 20-Pin Cerdip (.300)



### Notes


Pins are solder or tin-plated alloy 42 or equivalent  
Pins are intended for insertion in hole rows on .300 (7.62) centers  
They are purposely shipped with "positive" misalignment to facilitate insertion  
Board drilling dimensions should equal your practice for .030 (0.76) inch diameter holes  
Hermetically sealed alumina package  
Package weight is 2.9 grams  
These dimensions include misalignment glass over-run etc...  
\*The .045 - .030 dimension does not apply to the corner pins  
Lead thickness and width may increase by .003 (0.07) when lead finish is applied.

## 9Z 20-Pin Plastic DIP (.300)




### Notes

Pins are nickel plated and solder dipped copper (olin 195)  
Pins are intended for insertion in hole rows on .300 (7.62) centers  
They are purposely shipped with "positive" misalignment to facilitate insertion  
Board drilling dimensions should equal your practice for .020" (0.51) diameter lead  
Package weight is approximately 1.0 gram  
Lead thickness and width may increase by .003 (0.07) when lead finish is applied






## SE 20-Pin Leadless Chip Carrier



### Notes

Chip carrier is 90% minimum alumina, black.  
Lid is nickel/gold plated alloy 42 or equivalent.

## MB 22-Pin Side-Brazed (.300)




### Notes

Pins are Ni/Au plated alloy 42 or equivalent.  
Package material is 90% min. alumina.  
Cap is Ni/Au plated kovar or equivalent.  
Board drilling dimensions should equal your practice for .030(0.76) diameter holes.  
Pins are intended for insertion in hole rows on .300(7.62) centers.  
Pins are purposely shipped with "positive" misalignment to facilitate insertion.  
Package weight is 2.05 grams.

# Package Outlines


## 6S/6S-S 22-Pin Cerdip (.400)



### Notes


Pins are solder or tin-plated alloy 42 or equivalent  
 Hermetically sealed alumina package  
 Pins are intended for insertion in hole rows on .400 (10.16) centers  
 They are purposely shipped with "positive" misalignment to facilitate insertion  
 Package weight is 2.2 grams  
 Board-drilling dimensions should equal your practice for .030 (0.76) inch diameter holes  
 These dimensions include misalignment, glass over-run etc...  
 Lead thickness and width may increase by .003 (0.08) when lead finish is applied.

## RB 22-Pin Plastic DIP (.300)



### Notes

Pins are solder or tin-plated alloy 42  
 Pins are intended for insertion in hole rows on .300 (7.62) centers  
 They are purposely shipped with "positive" misalignment to facilitate insertion  
 Board drilling dimensions should equal your practice for .020" (0.51) diameter lead  
 Package weight is approximately 1.4 grams  
 Lead thickness and width may increase by .003 (0.08) when lead finish is applied.



Technical drawing of a rectangular metal component, showing two views: a front view (left) and a side view (right).

**Front View (Left):**

- Overall width: .296 (7.52) and .284 (7.21)
- Overall height: .400 (10.2) and .300 (7.62)
- Top edge radius: .085 (2.16)
- Top edge chamfer: .068 (1.73) and .060 (1.52)
- Left edge chamfer: .028 (0.71) and .023 (0.58)
- Left edge holes: .055 (1.40) and .045 (1.14)
- Bottom edge holes: .095 (2.41)
- Bottom edge chamfer: .039 (0.99) and .051 (1.30)
- Bottom edge holes: .150 REF (3.81) and .200 (5.08)


**Side View (Right):**

- Overall width: .270 (6.86)
- Overall height: .496 (12.6) and .484 (12.3)
- Top edge radius: .025 R (.635)
- Top edge chamfer: .080 (2.03) and .070 (1.78)
- Bottom edge chamfer: .470 (11.9)

9-8




## 4H 24-Pin Cerdip (.300)



### Notes

Pins are solder or tin-plated alloy 42 or equivalent  
Pins are intended for insertion in hole rows on .300 (7.62) centers  
They are purposely shipped with "positive" misalignment to facilitate insertion  
Board-drilling dimensions should equal your practice for .030 (7.62) inch diameter pins  
Hermetically sealed alumina package  
Package weight is 6.7 grams  
These dimensions include misalignment, glass over-run etc...  
Lead thickness and width may increase by .003 (0.08) when lead finish is applied.


## 6Y/SH 24-Pin Cerdip (.400)



### Notes

Pins are solder or tin-plated alloy 42 or equivalent  
Hermetically sealed alumina package  
Pins are intended for insertion in hole rows on .400 (10.16) centers  
They are purposely shipped with "positive" misalignment to facilitate insertion  
Package weight is 6.0 grams  
Board-drilling dimensions should equal your practice for .030 (0.76) inch diameter holes  
These dimensions include misalignment, glass over-run etc...  
Lead thickness and width may increase by .003 (0.08) when lead finish is applied


## 7L 24-Pin Cerdip (.600)



### Notes

Pins are solder or tin-plated alloy 42 or equivalent  
 Hermetically sealed alumina package  
 Pins are intended for insertion in hole rows on .600 (15.25) centers  
 They are purposely shipped with "positive" misalignment to facilitate insertion  
 Board-drilling dimensions should equal your practice for .030 (0.76) inch diameter holes  
 Package weight is 7.1 grams  
 These dimensions include misalignment, glass over-run etc...  
 Lead thickness and width may increase by .003 (0.08) when lead finish is applied.

## RA 24-Pin Plastic DIP (.300)




### Notes

Pins are nickel plated and solder dipped copper, (Olin 195)  
 Pins are intended for insertion in hole rows on .300 (7.62)  
 They are purposely shipped with "positive" misalignment to facilitate insertion  
 Board drilling dimensions should equal your practice for .020 (0.51) diameter lead  
 Package weight is approximately 1.5 grams  
 Lead thickness and width may increase by .003 (0.08) when lead finish is applied




## Package Outlines

**9N 24-Pin Plastic DIP (.600)**





Pins are solder or tin-plated alloy 42 or equivalent  
Package material is plastic  
Pins are intended for insertion in hole rows on .600 (15.24) centers. They are purposely shipped with "positive" misalignment to facilitate insertion  
Package weight is 3.5 grams  
Package dimensions do not include permissible flash  
Lead thickness and width may increase by .003 (0.08) when lead finish is applied

## 21 24-Pin Leadless Chip Carrier



Chip carrier is 90% min. alumina, black  
Cap os Ni/Au plated kovar or equivalent  
All edge notches (except corners) are gold plated to connect to bottom gold lead plating  
Package weight is 0.75 gram



## 4P 24-Pin Cerpak (.375 sq.)



### Notes

Pins are solder or tin-plated alloy 42 or equivalent  
Base and cap are black alumina  
Package weight is 0.8 gram  
These dimensions include misalignment, glass over-run etc...  
Lead thickness and width may increase by .003 (0.08) when lead finish is applied

## 4V/4Q/SI 24-Pin Quad Cerpak




### Notes

Pins are solder or tin-plated alloy 42 or equivalent  
Package weight is 0.7 gram  
These dimensions include misalignment, glass over-run etc...  
Lead thickness and width may increase by .003 (0.08) when lead finish is applied.




## 9Y 28-Pin Plastic DIP (.600)



### Notes

Pins are solder or tin-plated alloy 42 or equivalent  
 Package material is plastic  
 Pins are intended for insertion in hole rows on .600 (15.24) centers  
 They are purposely shipped with "positive" misalignment to facilitate insertion  
 Package weight is 4.5 grams  
 Package dimensions do not include permissible flash.  
 Lead thickness and width may increase by .003 (0.08) when lead finish is applied.


## 2J 28-Pin Leadless Chip Carrier



### Notes

Chip carrier is 90% min. black alumina  
 Cap is Ni/Au plated kovar or equivalent  
 All edge notches (except corners) are gold plated to connect to bottom gold lead plating  
 Package weight is 2.7 grams


## 1J 28-Pin Leadless Chip Carrier



### Notes

Chip carrier is 90% min. alumina, black  
 Cap is Ni/Au plate kovar or equivalent  
 All edge notches (except corners) are gold plated to connect to bottom gold lead plating  
 Package weight is 2.7 gram

## 2E 28-Pin Cerpak



### Notes

Pins are solder or tin-plated alloy 42 or equivalent  
 Base and cap are black alumina  
 Package weight is 1.0 gram  
 These dimensions include misalignment, glass over-run etc...  
 Lead thickness and width increase by  $.003$  (0.08) when lead finish is applied

---

## Notes

---



---

## Notes

---



Product Index and Selection Guide	1
Quality Assurance and Reliability	2
ECL RAMs	3
TTL RAMs	4
MOS Static RAMs	5
ECL PROMs	6
TTL PROMs	7
TTL Programmable Logic	8
Ordering Information and Package Outlines	9
Field Sales Offices	10



## Fairchild Semiconductor

## Authorized Distributors

## United States and Canada

### Alabama

Hamilton/Avnet Electronics  
4940 Research Dr. N.W.  
Huntsville, Alabama 35805  
Tel: 205-837-7210 TWX: 810-726-2162

Schweber Electronics  
2227 Drake Avenue S.W.  
Huntsville, Alabama 35805  
Tel: 205-882-2200

### Arizona

Hamilton/Avnet Electronics  
505 South Madison Drive  
Tempe, Arizona 85281  
Tel: 602-231-5100 TWX: 910-950-0077

Schweber Electronics  
11049 N. 23rd Drive, Suite 100  
Phoenix, Arizona 85029  
Tel: 602-997-4874 TWX: 910-950-1174

Wyle Distribution Group  
17855 N. Black Canyon Hwy.  
Phoenix, Arizona 85023  
Tel: 602-866-2888 TWX: 910-951-4282

### California

Arrow Electronics  
19748 Dearborn Street  
Chatsworth, California 91311  
Tel: 818-701-7500 TWX: 910-493-2086

Arrow Electronics  
30941 San Clemente Street  
Hayward, California 94544  
Tel: 415-487-4300

Arrow Electronics  
9511 Ridge Haven Court  
San Diego, California 92123  
Tel: 619-565-4800 TWX: 910-335-1195

Arrow Electronics  
521 Weddell Avenue  
Sunnyvale, California 94086  
Tel: 408-745-6600 TWX: 910-339-9371

Arrow Electronics  
2961 Dow Avenue  
Tustin, California 92680  
Tel: 714-838-5422

Avnet Electronics  
350 McCormick Avenue  
Costa Mesa, California 92626  
Tel: 714-754-6111 (Orange County)  
213-558-2345 (Los Angeles)  
TWX: 910-595-1928

Avnet Electronics  
20501 Plummer Street  
Chatsworth, California 91311  
Tel: 818-883-0000

\*\*This distributor carries Fairchild *die* products only.

Schweber Electronics  
21139 Victory Blvd.  
Canoga Park, California 91303  
Tel: 818-999-4702

Hamilton/Avnet Electronics  
3170 Pullman Avenue  
Costa Mesa, California 92626  
Tel: 714-641-1850 TWX: 910-595-2638

Hamilton Electro Sales  
10912 West Washington Blvd.  
Culver City, California 90230  
Tel: 213-558-2121 TWX: 910-340-6364

Hamilton/Avnet Electronics  
4103 North Gate Blvd.  
Sacramento, California 95834  
Tel: 916-920-3150

Hamilton/Avnet Electronics  
4545 Viewridge Avenue  
San Diego, California 92123  
Tel: 619-571-7527 TWX: 910-335-1216

Hamilton/Avnet Electronics  
1175 Bordeaux Drive  
Sunnyvale, California 94086  
Tel: 408-743-3355 TWX: 910-339-9332

Schweber Electronics  
17822 Gillette Avenue  
Irvine, California 92714  
Tel: 714-863-0200

Schweber Electronics  
90 East Tasman Drive  
San Jose, California 95134  
Tel: 408-946-7171 TWX: 910-338-2043

Sertech Laboratories\*\*  
3170 Pullman Dr.  
Costa Mesa, California 92626  
Tel: 714-754-0666

Wyle Distribution Group  
26677 Agoura Road  
Calabasas, California 91302  
Tel: 818-880-9001

Wyle Distribution Group  
124 Maryland Street  
El Segundo, California 90245  
Tel: 213-322-8100 TWX: 910-348-7140

Wyle Distribution Group  
17872 Cowan Avenue  
Irvine, California 92714  
Tel: 714-863-9953 Telex: 910-595-1572

Wyle Distribution Group  
Military Product Division  
18910 Teller Avenue  
Irvine, California 92715  
Tel: 714-851-9953

Wyle Distribution Group  
11151 Sun Center Drive  
Rancho Cordova, California 95670  
Tel: 916-638-5282

Wyle Distribution Group  
9525 Chesapeake  
San Diego, California 92123  
Tel: 619-565-9171 TWX: 910-335-1590

Wyle Distribution Group  
3000 Bowers Avenue  
Santa Clara, California 95051  
Tel: 408-727-2500 TWX: 910-338-0541

Zeus Components, Inc.  
1130 Hawk Circle  
Anaheim, California 92807  
Tel: 714-632-6880

Zeus Components, Inc.  
3350 Scott Blvd., Bldg. 6402  
Santa Clara, California 95051  
Tel: 408-727-0714 TWX: 910-338-2121

### Colorado

Arrow Electronics  
1390 S. Potomac Street, Suite 136  
Aurora, Colorado 80012  
Tel: 303-696-1111 TWX: 910-331-0552

Hamilton/Avnet Electronics  
8765 E. Orchard Rd. Suite 708  
Englewood, Colorado 80111  
Tel: 303-740-1000 TWX: 910-935-0787

Wyle Distribution Group  
451 East 124th Avenue  
Thornton, Colorado 80241  
Tel: 303-457-9953 TWX: 910-936-0770

### Connecticut

Arrow Electronics  
12 Beaumont Road  
Wallingford, Connecticut 06492  
Tel: 203-265-7741 TWX: 710-476-0162

Hamilton/Avnet Electronics  
Commerce Drive, Commerce Park  
Danbury, Connecticut 06810  
Tel: 203-797-2800 TWX: 710-546-9974

Schweber Electronics  
Finance Drive  
Commerce Industrial Park  
Danbury, Connecticut 06810  
Tel: 203-792-3500 TWX: 710-456-9405

### Florida

Arrow Electronics  
350 Fairway Drive  
Deerfield Beach, Florida 33441  
Tel: 305-429-8200 TWX: 510-955-9456

## Fairchild Semiconductor

## Authorized Distributors

## United States and Canada

Arrow Electronics  
1530 Bottlebrush Dr. N.E.  
Palm Bay, Florida 32905  
Tel: 305-725-1480 TWX: 510-959-6337

Chip Supply\*\*  
7725 N. Orange Blossom Trail  
Orlando, Florida 32810  
Tel: 305-298-7100 TWX: 810-850-0103

Hamilton/Avnet Electronics  
6801 N.W. 15th Way  
Ft. Lauderdale, Florida 33309  
Tel: 305-971-2900 TWX: 510-956-3097

Hamilton/Avnet Electronics  
3197 Tech Drive, North  
St. Petersburg, Florida 33702  
Tel: 813-576-3930 TWX: 810-863-0374

Hamilton/Avnet Electronics  
6947 University Blvd.  
Winter Park, Florida 32792  
Tel: 305-628-3888 TWX: 810-853-0322

Schweber Electronics  
215 North Lake Blvd.  
Altamonte Springs, Florida 32701  
Tel: 305-331-7555

Schweber Electronics  
2830 North 28th Terrace  
Hollywood, Florida 33020  
Tel: 305-927-0511 TWX: 510-954-0304

### Georgia

Arrow Electronics  
3155 Northwoods Pkwy  
Suite A  
Norcross, Georgia 30071  
Tel: 404-449-8252 TWX: 810-766-0439

Hamilton/Avnet Electronics  
5825-D Peachtree Corners East  
Norcross, Georgia 30092  
Tel: 404-447-7500 TWX: 810-766-0432

Schweber Electronics  
2979 Pacific Drive, Suite E  
Norcross, Georgia 30092  
Tel: 404-449-9170

### Illinois

Arrow Electronics  
2000 Algonquin Road  
Schaumburg, Illinois 60195  
Tel: 312-397-3440 TWX: 910-291-3544

Hamilton/Avnet Electronics  
1130 Thorndale Avenue  
Bensenville, Illinois 60106  
Tel: 312-860-7780 TWX: 910-227-0060

Schweber Electronics  
904 Cambridge Avenue  
Elk Grove Village, Illinois 60007  
Tel: 312-364-3750 TWX: 910-222-3453

### Indiana

Arrow Electronics  
2495 Directors Row  
Suite H  
Indianapolis, Indiana 46241  
Tel: 317-243-9353 TWX: 810-341-3119

Hamilton/Avnet Electronics  
485 Gradle Drive  
Carmel, Indiana 46032  
Tel: 317-844-9333 TWX: 810-260-3966

### Iowa

Arrow Electronics  
1930 St. Andrews N.E.  
Cedar Rapids, Iowa 52402  
Tel: 319-395-7230

Schweber Electronics  
5270 N. Park Place N.E.  
Cedar Rapids, Iowa 52402  
Tel: 319-373-1417

### Kansas

Hamilton/Avnet Electronics  
9219 Quivira Road  
Overland Park, Kansas 66215  
Tel: 913-888-8900 TWX: 910-743-0005

Schweber Electronics  
10300 W. 103rd St., Suite 103  
Overland Park, Kansas 66214  
Tel: 913-492-2921

### Kentucky

Hamilton/Avnet Electronics  
1051-D Newtown Pike  
Lexington, Kentucky 40511

### Maryland

Arrow Electronics  
8300 Guitford Road  
Suite H, Rivers Center  
Columbia, Maryland 21046  
Tel: 301-995-0003 TWX: 710-236-9005

Hamilton/Avnet Electronics  
6822 Oak Hall Lane  
Columbia, Maryland 21045  
Tel: 301-995-3500 TWX: 710-862-1861

Schweber Electronics  
9330 Gaither Road  
Gaithersburg, Maryland 20877  
Tel: 301-840-5900 TWX: 710-828-9749

### Massachusetts

Arrow Electronics  
One Arrow Drive  
Woburn, Massachusetts 01801  
Tel: 617-933-8130 TWX: 710-392-6770

Gerber Electronics  
128 Carnegie Row  
Norwood, Massachusetts 02062  
Tel: 617-329-2400 TWX: 710-336-1987

Hamilton/Avnet Electronics  
10-D Centennial Drive  
Peabody, Massachusetts 01960  
Tel: 617-531-7430 TWX: 710-393-0382

Schweber Electronics  
25 Wiggins Avenue  
Bedford, Massachusetts 01730  
Tel: 617-275-5100 TWX: 710-326-0268

Sertech Laboratories\*\*  
10-B Centennial Drive  
Peabody, Massachusetts 01960  
Tel: 617-531-8673 TWX: 710-347-0223

Zeus Components, Inc.  
25 Adams Street  
Burlington, Massachusetts 01803  
Tel: 617-273-0750 TWX: 710-332-0716

### Michigan

Arrow Electronics  
755 Phoenix Drive  
Ann Arbor, Michigan 48104  
Tel: 313-971-8220 TWX: 810-223-6020

Arrow Electronics  
3510 Roger B. Chafee, S.E.  
Grand Rapids, Michigan 49508  
Tel: 616-243-0912

Hamilton/Avnet Electronics  
2215 29th Street S.E.  
Space A5  
Grand Rapids, Michigan 49508  
Tel: 616-243-8805 TWX: 810-273-6921

Hamilton/Avnet Electronics  
32487 Schoolcraft  
Livonia, Michigan 48150  
Tel: 313-522-4700 TWX: 810-242-8775

Schweber Electronics  
12060 Hubbard Avenue  
Livonia, Michigan 48150  
Tel: 313-525-8100 TWX: 810-242-2983

\*\*This distributor carries Fairchild *die* products only.

## Fairchild Semiconductor

## Authorized Distributors

## United States and Canada

### Minnesota

Arrow Electronics  
5230 West 73rd Street  
Edina, Minnesota 55435  
Tel: 612-830-1800 TWX: 910-576-3125

Hamilton/Avnet Electronics  
10300 Bren Road East  
Minnetonka, Minnesota 55343  
Tel: 612-932-0600 TWX: 910-576-2720

Schweber Electronics  
7424 West 78th St.  
Edina, Minnesota 55435  
Tel: 612-941-5280 TWX: 910-576-3167

### Missouri

Arrow Electronics  
2380 Schuetz Road  
St. Louis, Missouri 63146  
Tel: 314-567-6888 TWX: 910-764-0882

Hamilton/Avnet Electronics  
13743 Shoreline Court, East  
Earth City, Missouri 63045  
Tel: 314-344-1200 TWX: 910-762-0684

Schweber Electronics  
502 Earth City Expressway  
Earth City, Missouri 63045  
Tel: 314-739-0526

### New Hampshire

Arrow Electronics  
1 Perimeter Road  
Manchester, New Hampshire 03103  
Tel: 603-668-6968 TWX: 710-220-1684

Hamilton/Avnet Electronics  
444 E. Industrial Drive  
Manchester, New Hampshire 03104  
Tel: 603-624-9400

Schweber Electronics  
Bedford Farms Building 2  
Kilton and South River Roads  
Manchester, New Hampshire 03102  
Tel: 603-625-2250

### New Jersey

Arrow Electronics  
6000 Lincoln Drive East  
Marlton, New Jersey 08053  
Tel: 609-596-8000 TWX: 710-897-0829

Arrow Electronics  
2 Industrial Road  
Fairfield, New Jersey 07006  
Tel: 201-575-5300

Hamilton/Avnet Electronics  
10 Industrial Road  
Fairfield, New Jersey 07006  
Tel: 201-575-3390 TWX: 710-734-4388

Hamilton/Avnet Electronics  
#1 Keystone Avenue  
Cherry Hill, New Jersey 08003  
Tel: 609-424-0100 TWX: 710-940-0262

Schweber Electronics  
18 Madison Road  
Fairfield, New Jersey 07006  
Tel: 201-227-7880 TWX: 710-734-4305

### New Mexico

Arrow Electronics  
2460 Alamo Avenue S.E.  
Albuquerque, New Mexico 87106  
Tel: 505-243-4566 TWX: 910-989-1679

Hamilton/Avnet Electronics  
2524 Baylor Drive, S.E.  
Albuquerque, New Mexico 87106  
Tel: 505-765-1500 TWX: 910-989-0614

### New York

Arrow Electronics  
25 Hub Drive  
Melville, New York 11747  
Tel: 516-694-6800  
TWX: 510-224-6155 & 510-224-6126

Arrow Electronics  
20 Oser Avenue  
Hauppauge, New York 11787  
Tel: 516-231-1000 TWX: 510-227-6623

Arrow Electronics  
P.O. Box 370  
7705 Maltage Drive  
Liverpool, New York 13088  
Tel: 315-652-1000 TWX: 710-545-0230

Arrow Electronics  
3375 Brighton-Henrietta  
Town Line Road  
Rochester, New York 14623  
Tel: 716-275-0300 TWX: 510-253-4766

Hamilton/Avnet Electronics  
933 Motor Parkway  
Hauppauge, New York 11788  
Tel: 516-231-9800 TWX: 510-224-6166

Hamilton/Avnet Electronics  
333 Metro Park  
Rochester, New York 14623  
Tel: 716-475-9130 TWX: 510-253-5470

Hamilton/Avnet Electronics  
103 Twin Oaks Drive  
Syracuse, New York 13207  
Tel: 315-437-2642 TWX: 710-541-1560

Schweber Electronics  
Jericho Turnpike  
Westbury, L.I., New York 11590  
Tel: 516-334-7474 TWX: 510-222-3660

Schweber Electronics  
3 Town Line Circle  
Rochester, New York 14623  
Tel: 716-424-2222

Summit Distributors, Inc.  
916 Main Street  
Buffalo, New York 14202  
Tel: 716-884-3450 TWX: 710-522-1692

Zeus Components, Inc.  
100 Midland Avenue  
Port Chester, New York 10573  
Tel: 914-937-7400 TWX: 710-567-1248

### North Carolina

Arrow Electronics  
5240 Greens Dairy Road  
Raleigh, North Carolina 27604  
Tel: 919-876-3132 TWX: 510-928-1856

Hamilton/Avnet Electronics  
3510 Spring Forest Road  
Raleigh, North Carolina 27604  
Tel: 919-878-0819 TWX: 510-928-1836

Schweber Electronics  
5285 North Blvd.  
Raleigh, North Carolina 27604  
Tel: 919-876-0000

### Ohio

Arrow Electronics  
7620 McEwen Road  
Centerville, Ohio 45459  
Tel: 513-435-5563 TWX: 810-459-1611

Arrow Electronics  
6238 Cochran Road  
Solon, Ohio 44139  
Tel: 216-248-3990 TWX: 810-427-9409

Hamilton/Avnet Electronics  
954 Senate Drive  
Dayton, Ohio 45459  
Tel: 513-433-0610 TWX: 810-450-2531

Hamilton/Avnet Electronics  
4588 Emery Industrial Parkway  
Warrensville Heights, Ohio 44128  
Tel: 216-831-3500 TWX: 810-427-9452

Hamilton/Avnet Electronics  
777 Brooksedge Blvd.  
Westerville, Ohio 43081  
Tel: 614-882-7004

Schweber Electronics  
23880 Commerce Park Road  
Beachwood, Ohio 44122  
Tel: 216-464-2970 TWX: 810-427-9441

\*\*This distributor carries Fairchild *die* products only.



## Fairchild Semiconductor

## Authorized Distributors

## United States and Canada

Schweber Electronics  
7865 Paragon Road  
Dayton, Ohio 45459  
Tel: 513-439-1800

### Oklahoma

Arrow Electronics  
4719 S. Memorial  
Tulsa, Oklahoma 74145  
Tel: 918-665-7700

Schweber Electronics  
4815 S. Sheridan Rd.  
Tulsa, Oklahoma 74145  
Tel: 918-622-8000

### Oregon

Arrow Electronics  
10260 S.W. Nimbus  
Suite M3  
Tigard, Oregon 97223  
Tel: 503-684-1690 TWX: 910-464-0007

Hamilton/Avnet Electronics  
6024 S.W. Jean Road  
Building C, Suite 10  
Lake Oswego, Oregon 97034  
Tel: 503-635-8157 TWX: 910-455-8179

Wyle Distribution  
5250 N.E. Elam Young Parkway  
Hillsboro, Oregon 97124  
Tel: 503-640-6000

### Pennsylvania

Arrow Electronics  
650 Seco Road  
Monroeville, Pennsylvania 15146  
Tel: 412-856-7000 TWX: 710-797-3894

Schweber Electronics  
231 Gilbraltar  
Horsham, Pennsylvania 19044  
Tel: 215-441-0600 TWX: 510-665-6540

### Texas

Arrow Electronics  
2227 W. Braker Lane  
Austin, Texas 78758  
Tel: 512-835-4180 TWX: 910-874-1348

Arrow Electronics  
3220 Commander Drive  
Carrollton, Texas 75006  
Tel: 214-380-6464 TWX: 910-860-5377

Arrow Electronics  
10899 Kinghurst, Suite 100  
Houston, Texas 77099  
Tel: 713-530-4700 TWX: 910-880-4439

Hamilton/Avnet Electronics  
1807 West Braker Lane  
Austin, Texas 78758  
Tel: 512-837-8911 TWX: 910-874-1319

Hamilton/Avnet Electronics  
8750 Westpark  
Houston, Texas 77063  
Tel: 713-780-1771 TWX: 910-881-5523

Hamilton/Avnet Electronics  
2111 W. Walnut Hill Lane  
Irving, Texas 75062  
Tel: 214-659-4111 TWX: 910-860-5929

Schweber Electronics  
6300 La Calma Drive  
Suite 240  
Austin, Texas 78752  
Tel: 512-458-8253

Schweber Electronics  
4202 Beltway Drive  
Dallas, Texas 75234  
Tel: 214-661-5010 TWX: 910-860-5493

Schweber Electronics  
10625 Richmond, Suite 100  
Houston, Texas 77042  
Tel: 713-784-3600 TWX: 910-881-4836

Wyle Distribution Group  
2120 West Braker Lane  
Suite F  
Austin, Texas 78758  
Tel: 512-834-9957

Wyle Distribution Group  
11001 S. Wilcrest, Suite 100  
Houston, Texas 77099

Wyle Distribution Group  
1810 N. Greenville  
Richardson, Texas 75081  
Tel: 214-235-9953

Zeus Components, Inc.  
14001 Goldmark, Suite 250  
Dallas, Texas 75240  
Tel: 214-783-7010

### Utah

Arrow Electronics  
1515 West 2200 South  
Salt Lake City, Utah 84119  
Tel: 801-972-0404

Hamilton/Avnet Electronics  
1585 West 2100 South  
Salt Lake City, Utah 84119  
Tel: 801-972-2800 TWX: 910-925-4018

Wyle Distribution Group  
1959 South 4130 West, Unit B  
Salt Lake City, Utah 84104  
Tel: 801-974-9953

### Virginia

Arrow Electronics  
8002 Discovery Drive  
Richmond, Virginia 23285  
Tel: 804-282-0413 TWX: 710-956-0169

### Washington

Arrow Electronics  
14320 N.E. 21st Street  
Bellevue, Washington 98005  
Tel: 206-643-4800 TWX: 910-443-3033

Hamilton/Avnet Electronics  
14212 N.E. 21st Street  
Bellevue, Washington 98005  
Tel: 206-453-5844 TWX: 910-443-2469

Wyle Distribution Group  
1750 132nd Avenue N.E.  
Bellevue, Washington 98005  
Tel: 206-453-8300 TWX: 910-443-2526

### Wisconsin

Arrow Electronics  
200 North Patrick Blvd.  
Brookfield, Wisconsin 53005  
Tel: 414-792-0150 TWX: 910-262-1193

Hamilton/Avnet Electronics  
2975 South Moorland Road  
New Berlin, Wisconsin 53151  
Tel: 414-784-4510 TWX: 910-262-1182

Schweber Electronics  
150 Sunnyslope Road, Suite 120  
Brookfield, Wisconsin 53005  
Tel: 414-784-9020

### Canada

Future Electronics Corporation  
5809 MacLeod Trail S. Unit 109  
Calgary, Alberta T240J9  
Tel: 403-259-6437

Future Electronics, Inc.  
82 St. Regis Crescent North  
Downsview, Ontario, M3J 1Z3, Canada  
Tel: 416-638-4771 TWX: 410-491-1470

Future Electronics, Inc.  
Baxter Center  
1050 Baxter Road  
Ottawa, Ontario, K2C 3P2, Canada  
Tel: 613-820-8313

\*\*This distributor carries Fairchild *die* products only.

---

## **Fairchild Semiconductor**

## **Authorized Distributors**

## **United States and Canada**

---

Future Electronics Inc.  
237 Hymus Blvd.  
Pointe Claire (Montreal),  
Quebec, H9R 5C7, Canada  
Tel: 514-694-7710 TWX: 610-421-3251

Future Electronics Corporation  
3070 Kingsway  
Vancouver B.C. B5R 5J7  
Tel: 604-438-5545

Hamilton/Avnet Canada Ltd.  
6845 Rexwood Road, Units 3-4-5  
Mississauga, Ontario, L4V 1R2, Canada  
Tel: 416-677-7432 TWX: 610-492-8867

Hamilton/Avnet Canada Ltd.  
190 Colonnade Road  
Nepean, Ontario, K2E 7J5, Canada  
Tel: 613-226-1700 Telex: 0534-971

Hamilton/Avnet Canada Ltd.  
2795 Halpern Road  
ST. Laurent, Quebec, H4S 1P8, Canada  
Tel: 514-335-1000 TWX: 610-421-3731

Semad Electronics Ltd.  
9045 Cote De Liesse  
Suite 101  
Dorval, Quebec, H9P 2M9, Canada  
Tel: 514-636-4614 TWX: 610-422-3048

Semad Electronics Ltd.  
864 Lady Ellen Place  
Ottawa, Ontario, K1Z 5M2, Canada  
Tel: 613-722-6571 TWX: 610-562-1923

Semad Electronics, Ltd.  
85 Spy Court  
Markham, Ontario, L3R 4Z4, Canada  
Tel: 416-475-8500 TWX: 610-492-2510

## Fairchild Semiconductor

## Sales Offices

## United States and Canada

### Alabama

Huntsville Office  
555 Sparkman Drive, Suite 1030  
Huntsville, Alabama 35805  
Tel: 205-837-8960

### Arizona

Phoenix Office  
9201 North 25th Ave., Suite 215  
Phoenix, Arizona 85021  
Tel: 602-943-2100 TWX: 910-950-0199

### California

Auburn Office  
320 Aeolia Drive  
Auburn, California 95603  
Tel: 916-823-6664

Costa Mesa Office  
3505 Cadillac Avenue  
Suite 0-104  
Costa Mesa, California 92626  
Tel: 714-241-5900 TWX: 910-595-1109

Encino Office  
Crockier Bank Bldg.  
15760 Ventura Blvd., Suite 1027  
Encino, California 91436  
Tel: 818-990-9800 TWX: 910-495-1776

Cupertino Office  
10400 Ridgeview Court  
Cupertino, California 95014  
Tel: 408-864-6200

San Diego Office  
4355 Ruffin Road, Suite 100  
San Diego, California 92123  
Tel: 619-560-1332

### Colorado

Denver Office  
10200 E. Girard, Suite 222, Bldg. B  
Denver, Colorado 80231  
Tel: 303-695-4927

### Connecticut

Woodbridge Office  
131 Bradley Road  
Woodbridge, Connecticut 06525  
Tel: 203-397-5001

### Florida

Altamonte Springs Office  
Crane's Roost Office Park  
399 Whooping Loop  
Altamonte Springs, Florida 32701  
Tel: 305-834-7000 TWX: 810-850-0152

Deerfield Beach Office  
450 Fairway Drive, Suite 107  
Deerfield Beach, Florida 33441  
Tel: 305-421-3000 TWX: 510-955-4098

### Georgia

Norcross Office  
3220 Pointe Parkway, Suite 1200  
Norcross, Georgia 30092  
Tel: 404-441-2740 TWX: 810-766-4952

### Illinois

Itasca Office  
500 Park Blvd., Suite 575  
Itasca, Illinois 60143  
Tel: 312-773-3133 TWX: 910-651-0120

### Indiana

Indianapolis Office  
7202 N. Shadeland, Room 205  
Castle Point  
Indianapolis, Indiana 46250  
Tel: 317-849-5412 TWX: 810-260-1793

### Iowa

Cedar Rapids Office  
373 Collin Road N.E., Suite 200  
Cedar Rapids, Iowa 52402  
Tel: 319-395-0090

### Kansas

Overland Park Office  
8600 West 110th Street, Suite 209  
Overland Park, Kansas 66210  
Tel: 913-451-8374

Wichita Office  
2400 Woodlawn, Suite 221  
Wichita, Kansas 67220  
Tel: 316-687-1111 TWX: 710-826-9654

### Maryland

Columbia Office  
10270 Old Columbia Rd., Suite A  
Columbia, Maryland 21046  
Tel: 301-381-2500 TWX: 710-826-9654

### Massachusetts

Waltham Office  
1432 Main Street  
Waltham, Massachusetts 02154  
Tel: 617-890-4000

### Michigan

Farmington Hills Office  
21999 Farmington Road  
Farmington Hills, Michigan 48024  
Tel: 313-478-7400 TWX: 810-242-2973

### Minnesota

Minneapolis Office  
3600 W. 80th Street, Suite 590  
Bloomington, Minnesota 55431  
Tel: 612-835-3322 TWX: 910-576-2944

### New Jersey

New Jersey Office  
783 Riverview Drive North  
Totowa, New Jersey 07512  
Tel: 201-256-9011

### New Mexico

Albuquerque Office  
North Building  
2900 Louisiana N.E. Suite D  
Albuquerque, New Mexico 87110  
Tel: 505-884-5601 TWX: 910-379-6435

### New York

Endwell Office  
421 East Main Street  
Endicott, New York 13760  
Tel: 607-757-0200

Fairport Office  
815 Ayrault Road  
Fairport, New York 14450  
Tel: 716-223-7700

Hauppauge Office  
300 Wheeler Road  
Hauppauge, New York 11788  
Tel: 516-348-0900 TWX: 510-221-2183

Poughkeepsie Office  
19 Davis Avenue  
Poughkeepsie, New York 12603  
Tel: 914-473-5730 TWX: 510-248-0030

### North Carolina

Raleigh Office  
5970-C Six Forks Road  
Raleigh, North Carolina 27609  
Tel: 919-848-2420

### Ohio

Cleveland Office  
6133 Rockside Road, Suite 407  
Cleveland, Ohio 44131  
Tel: 216-447-9700

Dayton Office  
7250 Poe Avenue, Suite 260  
Dayton, Ohio 45414  
Tel: 513-890-5813 TWX: 810-459-1833

### Oregon

Portland Office  
6600 S.W. 92nd Ave., Suite 27  
Portland, Oregon 97223  
Tel: 503-244-6020 TWX: 910-467-7842

### Pennsylvania

Willow Grove Office  
Willow Wood Office Center  
Suite 110  
3901 Commerce Ave.  
Willow Grove, Pennsylvania 19090  
Tel: 215-657-2711

**Fairchild  
Semiconductor**

**Sales  
Offices**

**United States and  
Canada**

**Texas**

Austin Office  
8240 Mopac Expressway, Suite 270  
Austin, Texas 78759  
Tel: 512-346-3990

**Houston Office**

9896 Bissonnet-2, Suite 470  
Houston, Texas 77036  
Tel: 713-771-3547 TWX: 910-881-8278

**Richardson Office**

1702 North Collins Blvd., Suite 101  
Richardson, Texas 75081  
Tel: 214-234-3811 TWX: 910-867-4824

**Utah**

Salt Lake City Office  
5282 S. 320 West, Suite D120  
Murray, Utah 84107  
Tel: 801-266-0773

**Washington**

Bellevue Office  
11911 N.E. First Street  
Suite 310  
Bellevue, Washington 98005  
Tel: 206-455-3190

**Canada**

Toronto Regional Office  
2375 Steeles Avenue West, Suite 203  
Downsview, Ontario M3J 3A8, Canada  
Tel: 416-665-5903 TWX: 610-491-1283

**Montreal Office**

3675 Sources Blvd. Suite 203  
Dollard des Ormeaux  
Quebec H9B 2K4 Canada  
Tel: 514-683-0883

**Ottawa Office**

148 Colonnade Road So., Unit 13  
Nepean, Ontario K2E 7J5  
Tel: 613-226-8270 TWX: 610-562-1953

**Fairtech Centers**

3505 Cadillac Avenue  
Bldg. O  
Costa Mesa, California 92626  
Tel: 714-556-TECH

1432 Main Street  
Waltham, Massachusetts 02154  
Tel: 617-890-4000

3600 W. 80th Street  
Suite 590  
Bloomington, Minnesota 55431  
Tel: 612-333-TECH

1702 Collins Blvd.  
Suite 101  
Richardson Texas 75080  
Tel: 214-234-3811

10400 Ridgeview Court  
Cupertino, California 95014  
Tel: 408-864-6200

## Fairchild Semiconductor

## Sales Offices

## International

### Australia

Fairchild Australia Pty Ltd  
Suite 1, First Floor  
366 White Horse Road  
Nunawading, Victoria 3131  
Tel: 3-877-5444 Telex: 36496

### Austria and Eastern Europe

Fairchild Electronics GMBH  
A-1120 Wien  
Meldinger Hauptstrasse 46  
Austria  
Tel: 43-222-858682 Telex: 115096

### Brazil

Fairchild Semicondutores Ltda.  
Caixa Postal 30407  
Rua Alagoas, 663  
01242 Sao Paulo, Brazil  
Tel: 66-9092 Telex: 011-23831  
Cable: FAIRLEC

Fairchild Semiconductor Ltd.  
Rua Oswaldo Cruz, 505  
Caixa Postal 948  
13100 Campinas SP Brazil  
Tel: 55-192-416655  
55-192-416434

### England

Fairchild Semiconductor  
230 High Street  
Potters Bar  
Herts, England EN6 5BU

### France

Fairchild Camera & Instrument S.A.  
12Place Des Etats-Unis  
F-92120 Montrouge  
France  
Tel: 1-4746-6161 Telex: 201893F

### Germany

Fairchild Camera and Instrument GmbH  
Daimlerstrasse 15  
8046 Garching Hochbruck  
Munich, Germany  
Tel: (089)320031 Telex: 52 4831 fair d

Fairchild Camera and Instrument GmbH  
Oelitzenstrasse 15  
3000 Hannover  
W. Germany  
Tel: 0511 17844 Telex: 09 22922

Fairchild Camera and Instrument GmbH  
Poststrasse 37  
7251 Leonberg  
W. Germany  
Tel: 07152 41026 Telex: 07 245711

Fairchild Camera & Instrument  
(Deutschland) GMBH  
Frachtentrum  
Gebäude 458, Zimmer 2194  
D-6000 Frankfurt Main 75  
Germany  
Tel: 49-611-6905613 Telex: 0411829

### Holland

Fairchild Semiconductor  
Ruysdaelbaan 35  
5613 Dx Eindhoven  
The Netherlands  
Tel: 00-31-40-446909 Telex: 00-1451024

### Hong Kong

Fairchild Semiconductor Products  
12th Floor, Austin Towre, 22-26A  
Austin Avenue, Tsimshatsui  
Kowloon, Hong Kong  
Tel: 3-440233 Telex: 11780-73531

Fairchild Semiconductor (HK) Ltd.  
5/F-6/F, San Miguel Bldg.  
9-11, Shing Wan Road  
Tai Wai, Shatin  
NT Hong Kong  
Tel: 852-0-6055311 Telex: 852050511

### Italy

Fairchild Semiconductori, S.P.A.  
Viale Corsica 7  
20133 Milan, Italy  
Tel: 39-2-749-1271 TWX: CORPHQ.MOLN

Fairchild Semiconductori S.P.A.  
Viale Corsica 7  
20133 Milano, Italy  
Tel: 296001-5 Telex: 843-330522

### Japan

Nippon Fairchild K.K.  
7th Floor Pola Shibuya Bldg.  
15-21 Shibuya 1-Choma Shibuya-Ku  
Tokyo 150, Japan  
Tel: 81-3-4008351 Telex: CORPHQ.TFCD

Fairchild Japan Corporation  
Yotsubashi Chuo Bldg.  
1-4-26, Shinmachi  
Nishi-Ku, Osaka 550, Japan  
Tel: 06-541-6138/9

### Korea

Fairchild Semiconductor Korea Ltd.  
219-6 Karibong-Dong  
Kuro-Ku  
Seoul, Korea 150-06  
Kuro P.O. Box 37  
Tel: 82-2-8641261 or  
82-2-8642411  
Telex: 78723670 (FAIRKOR)  
TWX: KORA

(mailing address)  
Central P.O. Box 2806

### Mexico

Fairchild Mexicana S.A.  
Blvd. Adolfo Lopez Mateos No. 163  
Mexico 19, D.F.  
Tel: 905-563-5411 Telex: 017-71-038

### Scandinavia

Fairchild Semiconductor AB  
Svartengsgatan 6  
S-11620 Stockholm  
Sweden  
Tel: 8-449255 Telex: 17759

### Singapore

Fairchild Singapore Pty. Ltd.  
No. 11, Lorong 3  
Toa Payoh, Singapore 12  
Republic of Singapore  
Tel: 65-253-1066

### Switzerland

Fairchild Camera & Instrument  
(Deutschland) GMBH  
Baumackerstr. 46  
CH-8050 Zurich  
Schweiz  
Tel: 41-1-3114230 Telex: 58311

### Taiwan

Fairchild Semiconductor Ltd.  
Hsietsu Bldg., Room 502  
47 Chung Shan North Road  
Sec. 3 Taipei, Taiwan  
Tel: 573205 thru 573207

### United Kingdom

Fairchild Camera and Instrument Ltd.  
Semiconductor Division  
230 High Street  
Potters Bar  
Hertfordshire EN6 5BU  
England  
Tel: 0707 51111 Telex: 262835

---

## Notes

---



---

## Notes

---



**FAIRCHILD**

A Schlumberger Company

Fairchild cannot assume responsibility for use of any circuitry described other than circuitry embodied in a Fairchild product. No other circuit patent licenses are implied.

Manufactured under one or more of the following U.S. Patents: 3,586,922, 3,590,274, 3,639,781, 3,648,125; other patents pending.

Fairchild reserves the right to make changes in the circuitry or specifications at any time without notice.

Printed in U.S.A. 605050 40M